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Abstract
This work presents a mathematical analysis of HP’s memristor models, a skeleton
integrator circuit which utilises a memristor, a CMOS-based weak inversion mem-
ristor dynamics emulator and a CMOS implementation of a neural network which
employs memristors. The implications of the nonlinear dynamics of the memristor
and its property of integrating its input are studied. By using an adjustable piece-
wise input signal, memristance is studied for various excitation signals for current
driven and voltage driven memristor models. The importance of the timing, the am-
plitude and DC offset of the input signal and the resulting mean value with regards
to how memristance variation is affected is investigated. A symbolic analysis of a
simple memristor-capacitor circuit is carried out inspired by the simplest neuron
model of a resistor-capacitor circuit.
Having understood the dynamics exhibited by HP’s memristor, the integration prop-
erty of the device is exploited to attain a memristor-based, low power, capacitor-less,
CMOS integrator circuit operating in weak inversion. Simulation results showing
frequency and transient responses of the circuit are presented. The implications of
varying memristor characteristics upon the operation of the integrator are inves-
tigated. Inspired by the natural nonlinear dynamics exhibited by CMOS devices
operating in weak inversion, a compact, nanopower memristor dynamics integrator
is presented. The memristive output of this emulator can be related to a charge-
driven prototype memristor with a flux exponentially related to its charge. The
memristor is also introduced to a CMOS implementation of a neural network known
as a central pattern generator. The effect of including memristors in different config-
urations upon the nonlinear biological dynamics exhibited by this circuit is observed.
The variation in the oscillation amplitude, rhythm and the added stability due to
the memristors are reported. This work is a study of memristive dynamics and
proposes various applications of this component which governs integration capabil-
ities and can offer power efficient operation and low area consumption in analogue
circuits.
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Introduction
This introductory chapter will give an overview of the research on the memristor. It
will present the initial postulation of the device by Leon Chua [1], followed by a brief
history of the memristor and memristive devices. This chapter will also introduce
the physical memristor fabricated and reported by Hewlett-Packard Lab’s (HP) [2].
HP’s publication of their device is an important milestone in the development of
the research concerning this device. A brief summary of the research that was
fuelled by this publication will be presented. The reasons why this device has led
to such explosive research will be summarised through exploring the properties of
memristors and their potential and current application areas. Moreover, challenges
and limitations of the memristor technology will be outlined. A number of existing
memristor models and emulators will be described.
Bearing in mind the existing research efforts in this field, this thesis aims to present
an understanding of the HP models and device operation. Inspired by the intrigu-
ing analogue characteristics of the device, and its inherent integrating capability,
the HP memristor model was employed in analogue circuits operating in weak in-
version. Moreover, having observed the complicated nature of memristor emulators,
the nonlinear nature of MOS devices operating in weak-inversion has been exploited
for the design of a simple memristor emulator. The motivation and contributions of
this thesis will be outlined in further detail in this chapter.
1.1 Theory Behind the Memristor
The memristor was first theorised by Leon Chua in 1971 [1]. His analysis was
based on simple circuit theory: he was questioning the symmetricity of relationships
between the four fundamental circuit variables current i, voltage v, charge q, flux-
linkage ϕ. These variables can be linked as pairs in six different combinations.
The first two combinations define the charge-current relationship and flux-voltage
relationship:
q(t) =
∫ t
−∞
i(τ)dτ (1.1)
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ϕ(t) =
∫ t
−∞
v(τ)dτ (1.2)
The three other relationships define the three classical circuit elements: Resistor R,
defined by a relationship between v and i, Capacitor C, defined by a relationship
between v and q and Inductor L, defined by a relationship between i and ϕ. These
definitions leave out the relationship between q and ϕ. Chua postulated the fourth
circuit element, memristor, for the sake of completeness and formed a link between q
and ϕ. Figure 1.1 depicts the four fundamental circuit elements and the relationship
between the circuit variables.
v
q
φ 
i dq=idt
vd
t=
d
φ
Resistor Capacitor
Inductor Memristor
Figure 1.1: The fundamental two-terminal circuit elements including the memristor.
This diagram is useful for visualising the symmetricity argument which enabled Chua
to come up with the memristor. The dual relationships between the 4 circuit variables
(current i, voltage v, charge q and flux ϕ) and the 4 fundamental circuit elements (resistor,
capacitor, inductor and memristor) are depicted. Adapted from [2].
Chua used mutator circuits [3] to observe ϕ-q curves and their corresponding i-v
curves. He was intrigued by the i-v responses he attained from his active circuit
realisation of Memristor-Resistor mutators and predicted that the memristor would
be suitable for unconventional signal processing applications due to its unique prop-
erties [1]. Existing systems, for example the Hodgkin-Huxley model of the neuron
were recognised as exhibiting memristive dynamics in the form of time varying con-
ductances [4], more on this will be discussed as a part of analogue applications of
the memristor in Section 1.6.2.
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1.2 Properties of Memristors
Memristors are said to be either charge-controlled or flux-controlled. The memris-
tance of a charge-controlled memristor can be expressed as a single valued function
in terms of charge q as follows:
M(q) =
dϕ(q)
dq
(1.3)
Such that the voltage across the memristor can be expressed as:
v(t) = M(q(t))i(t) (1.4)
The memductance of a flux-controlled memristor can be expressed as:
W (ϕ) =
dq(ϕ)
dϕ
(1.5)
The current through the flux-controlled memristor is given by:
i(t) = W (ϕ(t))v(t) (1.6)
M(q) is dubbed the memristance, measured in Ohms (Ω) and W (ϕ) is the memduc-
tance, measured in Siemens (S). It is important to clarify the meaning of these terms,
particularly to avoid confusion between for example memristance and instantaneous
resistance.
Chua uses the term “incremental memristance” [1] to differentiate between the in-
stantaneous resistance of the memristor and the time varying memristance of the
memristor. This can be better explained by bearing eqs. (1.1) and (1.2) in mind, in
the case of a charge-controlled memristor, memristance is determined by the inte-
gral of current over time, from −∞ to t. In other words, the memristor behaves like
a linear resistor at an instant of time, but its resistance depends on its history of
driving current. This is the reason why it was seen fit to call this device a ”memory
resistor” or memristor. It should be noted that in the case where the q-ϕ curve is
a straight line, M(q) = R (W (ϕ) = G), the memristor becomes a time-invariant
linear resistor, indistinguishable from a linear resistor.
In order to define the fourth fundamental circuit element, to enable the recognition of
existing devices as memristors, to allow the groundwork of mathematical foundations
of such a device and to better understand it, Chua also described some fundamental
criteria, characterising the memristor. These are briefly described below.
The Passivity Criterion is perhaps the most important of these definitions and
one which we will refer to most often for various reasons. According to this criterion:
a memristor characterised by a differentiable charge-controlled q-ϕ curve is passive
if, and only if, its memristance M(q) is positive, i.e. M(q) ≥ 0 at any instant of
time. This means that the memristor will be dissipative and will operate as a device
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without the need for an internal power supply. For the device to be passive, the q-ϕ
curve must increase monotonically.
The effects of q-ϕ curves which are not single valued or do not increase monotonically
have been shown in [5]. The effects are best seen in hysteresis curves. When a
memristor is passive, the memristor response (voltage for a current driven device)
and the sinusoidal driving signal produce a hysteresis curve strictly limited to the 1st
and 3rd in an i-v plane. If the device becomes active, the memristance is nonpositive
and this hysteresis loop shifts into the 2nd and 4th quadrants. Strictly speaking,
an ideal memristance should have positive memristance at all times, leading to a
current-voltage response of the same polarity.
The Closure Theorem states: “a one-port containing only memristors is equiva-
lent to a memristor”, where a one-port is a circuit network with one input and one
output. Analysing the network, there will be additional integration constants but
the ultimate expression will be that of a memristor.
Existence and Uniqueness Theorem states: “any network containing only mem-
ristors with positive incremental memristance has one, and only one, solution.”
Bearing the Closure Theorem in mind, this means that a network of passive mem-
ristors is equal to a single, unique memristor.
Chua extended the generic properties of memristors further in a second publication
[4]. He had considered the effect of DC offset on the memristor previously by pointing
out that a DC current source would lead to an infinite charge and the physical
memristor is essentially an AC device. In the 1976 paper, he solidifies this statement
by comparing the behaviour of the memristor driven by a signal with DC offset to
nonlinear resistors. Memristance response to DC offset is studied in Chapter 2
and had to be considered when employing memristors as circuit components in
Chapters 3 and 5.
Pinched hysteresis loops are, as later stated by Chua, fingerprints of memristors
[6]. A passive memristor driven by a bipolar, sinusoidal signal, centred at 0 will
give rise to an i-v Lissajous figure, where the memristive response (v for an i-driven
device, i for a v-driven device) is a double valued function of the driving signal. For
an ideal memristor, the hysteresis loop will be symmetrical if the driving signal is
symmetrical.
The behaviour of a memristor is heavily influenced by the excitation frequency.
This gave rise to the property named Limiting Linear Characteristics [4], which
states that a passive memristor driven by a periodic signal of 0 DC, will degenerate
to a linear resistor where the driving signal frequency increases towards infinity.
This behaviour is depicted in Figure 1.2.
The definition of the fourth fundamental circuit element, memristor as postulated
by Leon Chua is presented above, compiled and summarised by and large from [1, 4].
While, the field of memristor and memristive system research has evolved since these
initial publications, the generic properties of an ideal memristor remain accurate.
Throughout this thesis, close attention will be paid to the pinched hysteresis loops,
passivity of the device and the variation of device nonlinearity.
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Figure 1.2: The frequency response of hysteresis loops, where frequency tends to infinity,
the hysteresis loop degenerates to a single line; hence, memristor acts like a linear resistor.
Figure from [4].
1.3 The Device
Though Chua was the first to thoroughly theorise the memristor, a device with
non-volatile memory called the memistor had already been introduced by Bernard
Widrow in 1961 [7]. Widrow had similarly coined the name of this device since it
was a “variable resistor with memory”. The memistor was a three-terminal device
whose resistance was controlled by the integral of driving current, or charge. It was
devised for a neural application called ADALINE (ADAptive LInear NEuron). The
fact that the memistor was a three-terminal device as opposed to two-terminal was a
disadvantage and the electrochemical memistors were not suitable to the technology
trends of solid state integrated circuits [8].
Other devices evocative of the memristor in hindsight had been fabricated in the
1960’s. Simmons et. al. reported an insulating thin film, silicon monoxide, sand-
wiched between two metallic contacts (bottom electrode aluminium, top electrode
gold) for studying tunnelling effect [9]. From the measurements, hysteresis can be
observed in the i-v plane and the device is reported as having memory. The de-
vice is excited by a voltage signal and the measured current is reported to be a
sinh function of the driving voltage, this is consistent with the behaviour of the HP
memristor under certain conditions as reported in [10]. It is reported that the device
exhibits negative resistance, which is to say it is not strictly speaking a memristor
seeing as this violates the passivity criterion. This device is also said to have charge
and energy storage properties. However, by nature of the way it is fabricated and
the hysteretic behaviour it is similar to the memristor.
1.3.1 HP’s Memristor
While devices exhibiting characteristics reminiscent of the memristor were of ex-
istence, it took nearly 40 years from its initial postulation for a two-terminal de-
vice behaving as theorised by Chua to be recognised as a memristor. This can
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be attributed to the fact that when memristor was theorised, focus was still on
the micrometre scale; however, memristive behaviour is more evident in nanomet-
ric devices [2, 11–13]. Since HP’s initial publications in 2008 [2, 10, 14], research
interest in memristors, be it focussing on fabrication, application or modelling has
soared: since 2008 number of publications on memristors and memristive systems
has steadily increased each year [15].
This overview of the HP memristor is mainly descriptive. A comprehensive mathe-
matical analysis of HP’s two models of the memristor is presented in Chapter 2.
The memristor is made up of a thin film semiconductor TiO2 of thickness D sand-
wiched between two platinum electrodes as shown in Figure 1.3. The thickness D
of this thin film semiconductor was reported to be 10nm in [2]. The semiconductor
layer has two regions, one region is doped with oxygen vacancies and has a lower
resistance of Ron, the second region is the undoped, perfect TiO2 with a higher
resistance of Roff . The overall resistance of the device is determined by the two
variable resistors, the doped region and the undoped region, connected in series as
shown in Figure 1.3.
Pt
Pt
TiO2-x
Doped
TiO2
Undoped
D
w(t)
Ronw(t)
D
Roff (D-w(t))
D
Figure 1.3: Cross-section of the Pt/TiO2/Pt HP memristor is depicted where D is the
thickness of the device, w(t) is the thickness of the doped region varying due to input
signal. Resistance of the device varies between the lower limit Ron and the higher limit
Roff according to the movement of the boundary w(t). This effect is depicted by the
equivalent circuit composed of two serially connected resistors. Effectively each region is a
variable resistor: TiO2−x equivalent to Ron
w(t)
D , TiO2 equivalent to Roff
D−w(t)
D . Adapted
from [2].
When an external excitation is applied to the memristor, the boundary between the
two regions moves as shown in Figure 1.4, which means, the thickness of the doped
region denoted as w(t) in Figure 1.3 changes. For a positive external voltage applied
to the device, the positively charged oxygen vacancies in TiO2−x are repelled, hence
they move into the undoped the region, the boundary moves down, w(t) gets larger.
The overall resistance of the device decreases since the conducting oxygen vacancies
are now more spread out within the device. In the case where a negative voltage
is applied to the memristor, the opposite happens: the boundary moves up, doped
region shrinks, hence the overall resistance of the device becomes larger. If during
this process, the voltage is turned off at any point, the oxygen vacancies remain
where they are until an excitation is applied again, thereby the device ”remembers”
its last state [2, 14].
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+ve -ve
Doped
Undoped
Doped
Undoped
Figure 1.4: Movement of oxygen deficiencies within the memristor and its effect on
boundary movement is shown. The doped region of the memristor becomes larger as a
result of positive bias, the device becomes more conductive. When a negative bias is
applied, doped region shrinks, overall resistance increases. Adapted from [14].
Bearing in mind that the boundary between the two regions move as a function
of time when an excitation signal is applied to the memristor, the voltage across a
charge controlled memristor has been modelled by HP as follows:
v(t) =
(
Ron
w(t)
D
+Roff
(
1− w(t)
D
))
i(t) (1.7)
Where µv is the average ion mobility. The movement of the boundary within the
device due to charge in terms of time can be expressed as:
dw(t)
dt
= µv
Ron
D
i(t) (1.8)
Hence memristance of the device in terms of charge, assuming Ron  Roff is given
by:
M(q) = Roff
(
1− µvRon
D2
q(t)
)
(1.9)
The charge is inherently dependent on the time variant current through the device.
The term in the parentheses on the right hand side of eq. (1.9), determines the mem-
ristance variance over time. It becomes larger in absolute value for larger values of
ion mobility and lower values of device thickness. These effects on memristance and
how they translate to systems in which memristors are used are discussed in Chap-
ters 2, 3 and 5. It should be stressed that the device thickness has a very significant
effect upon memristance seeing as the charge dependant term is proportional to 1
D2
.
Thus it can be deduced that, the memristance of this sort of device will become
much more significant in the nanoscale [2].
The model presented above, assumes simple ohmic conduction and linear ionic drift.
However, in nanometric devices, even small voltages can lead to large electric fields
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and cause nonlinearity in ionic transport. In order to take these nonlinearities into
account HP introduced a window function to be multiplied with the right hand side
of eq. (1.8), which can be expressed as:
w(t)
D
[
1− w(t)
D
]
(1.10)
By introducing this window function, this model now takes into account the nonlin-
ear drift at either end of the device, where w(t) is close to 0 or D. It takes stronger
charge to move the boundary at either end of the device, so the boundary movement
essentially slows down.
While it is important to bear in mind these nonlinearities, the first HP model as-
suming linear drift uses the state equation which is the core of the memristive
mechanism [16–18]. It is capable of reproducing the behaviour of a memristor over
a range of conditions, including variation of device characteristics. Moreover, it has
been observed that characteristics generated by this HP model are considerably sim-
ilar to theoretical predictions based on more complicated models [19], experimental
i-v measurements [20] and memristive dynamics exhibited by physical devices [5].
Therefore, the attractive simplicity of the HP model is not unfounded. It is a very
useful model for understanding and duplicating characteristics of memristors and
for assessing the use of these devices in circuits and systems.
The simplicity of the model has led many research groups to adopt it for study-
ing memristive behaviour: from studying the model mathematically [16, 21–24], to
modelling it in SPICE [25, 26], to incorporating it into circuits [27–29], to designing
circuit emulators of memristors [30–32].
1.3.2 Other Memristors
Since the recognition of HP’s device as a memristor, a renewed motivation to fab-
ricate memristors has arisen. This discovery has also led to existing devices being
recognised as memristors or as devices possessing memristive qualities. For exam-
ple, molecular thin films fabricated as memory switches exhibited hysteresis loops
and memory characteristics but also their hysteresis loops had more than two val-
ues for a given input voltage value [33]. This is similar to the behaviour exhibited
by quantum well diodes used for binary information storage [34]. Other work on
resistive switching also showed hysteresis loops evocative of memristive behaviour
[35–38]. In fact, Tulina et. al. recognised the behaviour of the devices with effect
of resistive switching as potential memristors and even showed the change in the
shape of hysteresis loops with regards to frequency variation [38]. It is important to
point out though, that for a device to be classified as a memristor, it has to fit in
the mathematical framework defined by Chua in [1, 4]. Strukov et. al. are the first
to extensively link their fabricated device to the memristor.
The revelation by HP has paved the way for many labs to fabricate memristive
devices. Structures utilising a variety of material has been reported to exhibit mem-
ristance; such as poly-crystalline or zinc oxide nanowires [39, 40], organic polymers
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like polyaniline [41]. Moreover, Wei Lu’s group has been working on memristors with
various semiconductor materials, cosputtered silver silicon [20], tungsten and silicon-
germanium [42] and silver/amorphous silicon/p doped poly-silicon [43]. Memris-
tance in the microscale has been demonstrated using TiO2/TiO2+x active bilayers
(as opposed to TiO2/TiO2−x fabricated by HP) [44]. The characteristics are similar
to the HP memristors; however, since these devices are larger, with thicknesses of
1µm-5µm as opposed to 10s of nanometres as reported by HP, the values of i-v are
required to be larger.
The devices mentioned above are representative of the wide range of materials and
processes used to fabricate memristors. Since each device is different in terms of size
and/or physical/chemical properties, the i-v behaviour of the devices are different
too. The models proposed by HP can be useful for describing memristors developed
by other labs in some cases, but generally speaking there is no standard memristor
or a unified model to represent memristive behaviour as of yet.
1.4 Memristor Models
The interest in the memristor since its physical realisation can be attributed to
its many attractive properties such as: low power [45, 46] and area consumption
[12, 42, 47], non-volatile switching memory exhibiting binary [48, 49], multistate
[50, 51] or continuous resistive switching [20, 52] and its similarity to the biological
synapse [20, 53, 54].
In the eagerness to benefit from these qualities, most of the effort in the field has
been concentrated on either fabricating memristive devices or their applications.
The theoretical study and analysis of the behaviour of the device has been some-
what lagging. Unlike other circuit components (e.g. BJTs or MOS transistors)
which have well established mathematical models defining their characteristics, the
memristor still does not have a generalised model. Studies report device behaviour
which is technology and material specific, leading to many different device models.
Hence, the theoretical study in the field of memristors is varied and divided: ei-
ther investigating device behaviour using hypothetical models [55, 56] or one of the
many existing memristor models with or without windowing functions. While these
evaluations contribute to understanding the device properties, a unified approach,
which would help in realising and validating mathematical studies and simulation
based applications, still does not exist.
The lack of a generalised device model can be partially attributed to the nature of
memristance: it manifests itself in the nanoscale. The decreasing size of devices
led to problems with reliability [8, 12, 57, 58]. Hence, the device dynamics can
vary from one device to the other even though both devices are fabricated using
the same materials and technology. Moreover, the behaviour of nanoscale devices
can be more difficult to predict as even small voltages can lead to large electric
fields, causing great nonlinearity in ionic transport [2]. This makes it difficult to
develop all encompassing models for memristors. It is also important to bear in
mind that a commercial physical memristor is not yet available to be experimented
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on and introduced to circuits. Therefore, not only is it important to be able to
model memristors to understand and study their behaviour but also it is crucial to
employ these models in circuit simulations for exploring applications of memristors
in circuit systems.
HP’s models have been widely used due to their simplicity and the fact that they
model existing devices. The simpler HP model, assuming linear ionic drift is ex-
emplary of modelling an ideal memristor. In order to reflect the nonlinearities that
are encountered in reality, this model has been improved upon by several groups,
different models have also been developed.
The memristor models aim to characterise both the memristive dynamics and the
i-v characteristics of the device. As mentioned, there are a variety of models [17,
30, 59–62]. However, modelling the nonlinearities of the memristor has posed a
great challenge. In order to give a clear overview of how these nonlinear dynamics
are modelled, a generalised expression of the state variable (w(t)) over time can be
expressed as follows (this is a more generalised way of expressing eq. (1.8)):
dw
dt
= α · i(t) (1.11)
Eq. (1.11) gives the speed of the boundary within the device where α is a con-
stant term governing device parameters which do not vary with time, in the case
of eq. (1.8) α would consist of the average ion mobility, value of ON resistance and
device thickness. When the state variable is expressed like this, the rate of change of
the position of the state variable depends linearly on the driving signal (current in
eq. (1.11)), for example as expressed by HP’s first model [2]. In order to account for
the nonlinear dynamics in a memristor, maintaining the generalisation, eq. (1.11)
can be modified to give:
dw
dt
= α · f
(w
D
)
· i(t) (1.12)
Here, the nonlinear function f(w
D
) or f(x) is what is called in literature a window
function. An example of this was introduced by HP as shown in eq. (1.10). Joglekar
and Wolf generalised this window function which assumes nonlinear drift such that
[17]:
f(x) = 1− (2x− 1)2p (1.13)
where p is a positive constant. This window function ensures that there is no drift
at the boundaries: f(0) = f(1) = 0, where x = w
D
hence x = 1 when state variable
has reached length D of device. By utilising the control parameter p, Joglekar’s
window function can model both the linear behaviour which occurs furthest away
from the boundaries i.e. in the middle of the device, and the nonlinear dynamics
which occur close to the boundaries. As p gets larger, f(x) ≈ 1 for a larger range
of x (bear in mind x ∈ [0, 1]), which means memristive dynamics are that of linear
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drift for a larger range of x. There have been publications reporting revisions and
further studies of the Joglekar window for modelling nonlinearities in memristive
dynamics [5, 57–59].
Certain limitations associated with using window functions have been identified
[58]. One of these is concerned with the boundaries of the device; if the memristor’s
initial state happens to be one of the two terminal states (i.e. w0 = 0 or w0 = D),
no matter how strong the excitation signal might be, the state of the memristor will
not change. This means that the initial resistance of the memristor cannot be Ron or
Roff [5, 8]. Biolek et. al. has come up with a potential solution to this problem by
improving the window function they use, where x and p still play the same role and
current i is used as an additional parameter [59]. Shin et. al. also offer a potential
solution to this problem by introducing a new parameter δ which varies between 0
an 1 with the sole purpose of making sure that the infinite state at the boundaries
which lead to the terminal state problem does not occur.
Another problem is associated with modelling the memory property of the device
when it is in saturation. Bearing in mind that the memristance can only vary be-
tween two values of resistance: Ron and Roff , when the device reaches either one
of these values, it will remain there and act as a linear resistor until the excitation
polarity is reversed. This behaviour is linear, hence, the device will not “remember”
the excitation applied to it during saturation. In order to avoid the previous problem
of being stuck in a terminal state, a restriction on x is imposed such that, it can get
very close to either boundary but is never 0 or 1. This means that the model keeps
integrating, or accumulating charge, albeit infinitesimally, while in saturation. This
charge has to somehow be discarded when the polarity of the signal is reversed and
memristance begins changing noticeably again. Biolek et. al. altered the original
window function expressed in eq. (1.13), to overcome both of these drawbacks si-
multaneously. However, this altered window function exhibits discontinuities which
become particularly significant if the model does not saturate at any point [5, 59].
A final problem encountered when using these models is that they do not always
match physical reality [58]. A particular example to this issue is that the way these
models predict the transition from Ron to Roff and from Roff to Ron is symmetrical
which is not always the case.
There are also several other memristor models developed with different motiva-
tions in mind to what has been mentioned above. Linares-Barranco and Serrano-
Gotarredona presented an exponential memristor model with thresholding properties
for demonstrating Spike-Time-Dependant-Plasticity (STDP) in synapses [55]. This
model was purely theoretical and was not developed based on any experimental
data. HP labs also published models exhibiting sinh type exponential behaviour,
based on the experimental data of their TiO2 memristive devices [60, 63]. Lehtonen
and Laiho adjusted the generalised window function reported by Joglekar shown in
eq. (1.13) in order to introduce the use of a programming threshold. Using this
threshold, memristors can be programmed selectively, making this model particu-
larly useful for Cellular Neural Networks (CNN) applications [64]. Eshraghian et.
al. presented a model where the Simmons tunnelling theory [9] is incorporated into a
model with a programming threshold in order to give a more in depth understanding
of memristive dynamics [58].
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SPICE models of memristors are particularly useful for incorporating memristors
into circuit applications. Biolek et. al. has reported a SPICE model of the HP
models as well as the model with the altered window function [25, 59]. Models
presented by Shin et. al. and Lehtonen and Laiho are also both implemented on
SPICE [30, 64]. Linares-Barranco et. al. presented a behavioural simulation of the
implementation of their model in Cadence Spectre [54].
A detailed table of memristor models is presented in [58], where expressions, window
functions as well as properties such as the inclusion of programming threshold, the
existence of a SPICE model of different models can be compared. As can be seen
from the narrative in this section, the mathematical modelling of the memristor has
developed, motivated equally by the requirements of applications (SPICE models,
programming thresholds) and the strive for faithfulness to the behaviour of physical
devices. Models are still largely divided although the generalised window function
offers a common ground. The gap between the models offering accuracy (such
as phenomenological models [60]) and models which are more flexible and geared
towards potential applications has not been bridged yet. HP’s models in this sense
are unique in that they are mathematically simple and can be incorporated to a
variety of applications and are still based on device physics.
1.5 Memristor Emulators
Though significant progress has been made in fabricating memristive devices since
2008, commercial memristors capable of achieving all the expected characteristics
(memory, analogue properties, reproducibility etc.) are still not available. The phys-
ical mechanisms causing memristive dynamics are still not fully understood; which
constitutes a barrier in fabricating reliable devices with predictable dynamics [65].
Feedback from circuits and systems designers with regards to potential applications
and required characteristics of memristors is cruicial [65]. In the absence of such
reliable devices, models such as the ones presented above and emulators are widely
being used for simulating the behaviour of memristors and studying the implications
of using memristors in a variety of systems [32, 54, 56, 66–68].
A major problem apart from reproducibility of devices and predictability of dy-
namics is sneak paths [69, 70]. In crossbar arrays, paths through which currents
erroneously flow, running in parallel to the intended path are called sneak paths.
This problem is specifically encountered in applications where large crossbar arrays
of memristors are being employed. As explained in what follows, there is a great
effort to develop mechanisms to alleviate the effects of sneak paths upon memristor
based systems. These efforts aim to maintain the main advantages of using memris-
tors: small area, low power consumption, while not sacrificing correct operation of
systems at hand. Emulators can be useful for assessing the full potential of systems,
for example by demonstrating how a memory application suffering from sneak paths
could function in the absence of this problem, while problems hindering performance
are being eliminated through ongoing research.
Figure 1.5 illustrates a potential occurrence of this error. Whereby Iread is the sum
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of Ielement and Isneak, even though Ielement is the target current. It is important
to note that there is usually more than one sneak path in a crossbar array and
that Figure 1.5 shows a single path for illustrative purposes. The sneak paths are
effectively parallel resistances of unknown values. These added resistances narrow
the noise margin, increase the power consumption and limit the maximum area of
the crossbar array.
Figure 1.5: Current through a sneak path in a memristive crossbar is depicted. The only
addressed element in this crossbar is shown in red, the green memristors are not being
used. However, during read-mode, current not only flows through the intended device
Ielement, but also several other surrounding memristors leading to a significant flow of
current Isneak. It may not be possible to distinguish between the correct current and the
sneak currents, resulting in false readings from the system. This figure shows a single
sneak path for clarity, a larger number of paths is possible. Figure from [71].
The problem of sneak paths is encountered particularly in memristor based memory
applications. Figure 1.6 depicts a memristor based crossbar array: a memristor is
located at the intersection of two wires of the array. Compared to existing memories
such as DRAM, SRAM or Flash, memristor based systems offer considerably higher
density and long memory retention time [69, 70].
Figure 1.6: A memristor based crossbar array is shown. The memristor shown in yellow,
is located at the intersection of two wires. Figure from [69].
Several solutions to this problem have been proposed and investigated. The use
of an algorithm was proposed by Vontobel et. al. [61], this method is beneficial
in that the high density of memristors is not compromised. However, the way it
deals with sneak currents is through a comparison of 3 read and 3 write operations
to estimate the sneak current. This operation takes up time and also requires a
sensing circuit which will take up additional area. Another solution is unfolding the
crossbar, which renders a single memristor in each column [72]. This approach does
solve the sneak path problem; however, the main advantage of using memristors in
memory systems is compromised since unfolding the crossbar array greatly reduces
the memory density. Gating memristors to diodes [72] or transistors [73] is another
potential solution. In either case, the memory density and small area consumption
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of memristors is significantly compromised, seeing as each nanometric memristor
will be gated to a much larger diode or transistor. Using complementary memris-
tors where two bipolar memristors are serially connected with opposite polarities
is beneficial for inhibiting sneak currents and lowering overall power consumption
since resistance is higher and thus all currents through the crossbar including the
target current are lower. This approach requires more complex read and write cir-
cuits [71, 74]. The intrinsic nonlinearity of some devices for example TiO2−x/TaO2
heterostructures have been shown to minimize the effects of sneak path currents
[75]. Using AC signals instead of DC signals for sensing the stored data in memris-
tors is another simple approach which decreases power consumption and sneak path
currents while maintaining memristor density and area efficiency [76]. A potentially
simple solution which can be implemented on small and large systems alike is using
an “array aspect ratio” approach. This technique is based on the fact that the po-
tential number of sneak arrays are at a maximum when the aspect ratio of a cross
bar is at unity [69]. Using crossbars of aspect ratio larger or smaller than 1 will offer
an improvement with regards to the sneak path currents.
While the effort to fabricate reliable, predictable and relatively error free memris-
tors is under way, memristor models or emulators are required to study and utilise
memristive dynamics.
The first memristor emulator was reported by Leon Chua himself in the paper he
first postulated the memristor [1]. The circuit he used to generate memristive dy-
namics was a Memristor-Resistor mutator, a rather complex circuit employing 2
operational amplifiers (op-amps), 14 transistors, 6 diodes, 4 capacitors, 10 resistors
and 1 potentiometer.
(a) Emulator units
(b) Algorithm block diagram
Figure 1.7: Pershin and Di Ventra’s memristor emulator: 1.7a showing the units of the
emulator: a digital potentiometer, an analogue-to-digital converter and a microcontroller,
1.7b showing the block diagram of the emulator’s algorithm. Both figures from [66].
The resulting interest in the device and its potential applications fuelled by HP’s
publication almost 40 years after Chua’s postulation, has led many other groups to
propose various emulators. Several examples of these emulators will be outlined in
this section; including Pershin and Di Ventra’s emulator circuit [66] aimed for use in
programmable analogue circuits, analogue model of a memristor presented by Valsa
et. al. which takes the basic constitutive dynamics of memristor to construct the
model [56], another memristor emulator which is very loyal to HP’s memristor model
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presented by Kim et. al. [31] and a CMOS based compact memristor emulator by
Shin et. al. [32].
The structure of the emulator reported by Pershin and Di Ventra is presented in
Figure 1.7. This circuit has been used for studying memristor-based programmable
analogue circuits as well as simulating the behaviour of synapses in neural networks
[77]. The digital potentiometer in the emulator has a resistance which is repeatedly
updated by the microcontroller programmed to calculate the memristance of a cur-
rent or voltage controlled system. The analogue-to-digital converter provides the
value of voltage across the memristor emulator to the potentiometer for calculation.
This emulator by and large employs digital techniques for calculating memristance.
This approach has been observed to lead to problems due to emulating an analogue
application digitally [56].
(a) Principle model schematic
(b) Actual circuit used for experimental measurements
Figure 1.8: Analogue memristor model presented by Valsa et. al., utilising a JFET for
voltage-controlled conductance and a voltage integrator. 1.8b shows the real circuit with
additional units for added stability and correct operation. Both figures from [56].
Valsa et. al present an analogue model of an ideal memristor based on the relation-
ships presented in Section 1.1 instead of using the HP model. Their model uses a
“voltage controlled conductance, GM” which is a JFET transistor, connected to a
voltage integrator. Their principle model is relatively compact, a simple integrator
connected to the JFET; however, the circuit used for experimental measurements
is considerably more complex, using 5 op-amps, 2 potentiometers, 13 resistors, a
capacitor and the JFET. The larger circuit is required for the stability of the dy-
namics (acheived by an additional feedback loop) and supplying the correct polarity
of output voltage (an additional op-amp used as an inverter), matching that of the
current, potentiometers are used to determine the point of operation of the JFET.
The model exhibits memristive characteristics consistent with that of an ideal mem-
ristor; linear hysteresis loops for higher frequencies, smaller loops for lower input
amplitude, variation in shape of hysteresis loops according to triangular, pulse or
sinusoidal input signals. However, by the nature of the model, this circuit will con-
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sume high power and require large area. This is an important disadvantage since
applications aiming to utilise memristors are motivated by the small size and low
power consumption of the device.
Figure 1.9: Schematic of the basic incremental memristor emulator circuit presented by
Kim et. al., employing 10 transistors, 2 op-amps, 2 resistors, a capacitor and a switch.
Figure from [31].
The memristor emulator designed by Kim et. al. is suitable for breadboard exper-
iments. Two or more emulators can be connected in series, parallel or hybrid, and
the emulators can be switched between exhibiting the behaviour of an incremen-
tal or decremental memristor by changing the connection [31]. The basic circuit
schematic of the incremental memristor emulator is shown in Figure 1.9. Apart
from what is already mentioned with regards to the capabilities of this emulator, it
is important to note that this analogue emulator offers retention by way of using the
second op-amp U1 as a buffer, such that the charge stored at capacitor C cannot
discharge during a period of no input. This nonvolatility is demonstrated by exper-
imental measurements along with the dynamics of the incremental and decremental
memristor emulators connected in various configurations. This emulator has been
used for a synaptic weighing study using memristive dynamics [29]. This emulator
is aimed for breadboard experimentation, it has a large area (employs a capacitor of
0.1µF) and consumes high power. Similarly to the model presented by Valsa et. al.,
as it is, this emulator is not suitable for CMOS applications aiming for low power
and area consumption.
Shin et. al. [32] were motivated by a previous attempt at a memristor emulator
circuit, in which memristance change suffered from resolution problems and the
solution to this required a potentially very large area overhead due to the use of
resistor arrays [67]. This newer CMOS based emulator aims for simple operation
and to minimise area consumption.
The circuit is depicted in Figure 1.10 and consists of transmission gates, compara-
tors, current mirrors and voltage controlled resistors. The control voltage VC controls
both of the voltage-controlled resistors (M1 and M2), which give the changing mem-
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ristance value and are realised by single NMOS devices. In order for the emulator
to offer retention, M1 and M2 are electrically isolated from one another. Thus, the
memristor current is separated from the programming current which is used to vary
the state variable, VC , through capacitor C1. If these two currents were not two dis-
tinct currents, this emulator would act as a volatile memristor, memristance would
have been kept only at the moment when the programming voltage/current were
applied.
Figure 1.10: Schematic of the CMOS memristor emulator circuit presented by Shin et.
al., employing 7 transmission gates, 10 transistors, 1 comparator, 1 op-amp, 3 diodes, 1
capacitor and a biasing circuit (components of which are not explicitly shown). Figure
from [32].
The emulator effectively acts as a voltage driven memristor. VC acts like the state
variable, whereby a low value of VC corresponds to a higher resistance value of
RESET (Roff ) and a high VC value corresponds to a lower resistance value of SET
(Ron). This is achieved by the use of the transmission gates: When Vin+ > Vin−, TG7
is on and TG5 and TG6 are off, thus capacitor C1 is charged by the programming
current supplied through the current mirror made up of M5 and M6, thus state
variable becomes larger. When Vin− > Vin+, TG7 is now off and TG5 and TG6 are
on, thus C1 is discharged. The diodes are used for avoiding very low values of VC .
The simulation results show characteristic memristive behaviour, pinched loops and
slanted memristive response. It should however be noted that the power supply is
3.3V, applied sinusoidal voltage has an amplitude of 1.8V, the memristive current
has an amplitude of approximately 80µA. This circuit has a relatively high power
consumption though it offers small area on chip (280 × 160 µm2).
There are SPICE macromodels [26, 54, 78, 79] and other memristor emulators us-
ing different models to attain memristive dynamics: for example Muthuswamy’s
modelling circuit which uses a more generalised memristive system from [4], aimed
for applications in chaotic circuits [80]. Other CMOS emulators also exist utilis-
ing current conveyors [68, 81, 82] all of which are relatively bulky circuits requiring
numerous blocks.
An emulator circuit exhibiting memristive dynamics operating in the nW power
range with a potential area in the µm2 range is presented in Chapter 4. The simplic-
ity of it, achieved by exploiting the nonlinear dynamics exhibited by MOS transis-
tors in weak inversion, is a stark contrast to the more complicated circuits reviewed
above. Its low area and low power consumption also make it a prime candidate for
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investigating analogue circuit applications in which the these characteristics of the
memristor are required.
1.6 Applications
Moore’s Law has been the trend in electronics since 1965 when it was first described
by Gordon E. Moore; however, now that the technology is approaching the atomic
scale, the limit of this trend is near [83]. Even prior to reaching this natural limit,
it has become problematic for gates of MOSFET devices to be smaller than 10nm
due to the very high level accuracy (few angstroms) required in order to satisfy the
sensitivity to parameters which arise in such small devices [84, 85]. These problems
are the reason behind the search for alternative electronic devices and circuits. The
memristor, due to its small size and memory capabilities, offers the possibility of
prolonging Moore’s Law and could revive other areas of research such as artificial
neuromorphic computation [85].
Apart from its small size and memory properties, it is important to note that the
main parameter memristive dynamics depend strongly on is the device thickness
which can be controlled to an accuracy of a few angstroms. The fabrication of
memristors need not use methods which are expensive or use high temperatures
[85].
It is important to bear in mind that memristors are passive devices, they cannot
supply energy to circuits which is the reason why they cannot be used as replace-
ments for CMOS transistors. However, memristive crossbar arrays can be used as
complementary devices by being fabricated on top of a CMOS substrate as shown
in Figure 1.11. Thus, CMOS systems carry out the more sophisticated operations
and memristors provide memory. Such hybrid systems have applications in digital
memories, Boolean logic circuits and Artificial Neuromorphic Networks [65, 85–87].
Since memristor crossbar arrays are mounted on top of CMOS architectures, the
area a single memristor will consume can be limited to as little as the cross-section
area of the two perpendicular wires connecting it on chip.
Figure 1.11: Memristive crossbar arrays stacked on top of a CMOS substrate. Memris-
tors complement more powerful but less dense CMOS systems. Figure from [65].
While the cheap fabrication, small area, large memory and low power consumption
are overwhelmingly advantageous, the remaining problem is the high defect rate
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of nanoscale devices [86, 88, 89]. Groups have been working around these defects,
both developing defect detection techniques [90] and by increasing defect tolerance
[88, 91].
This general picture of the envisioned advantages and potentials of introducing mem-
ristors into circuits and systems can be explored more in detail. The simplest way to
categorise the applications of the memristor is as digital applications and analogue
applications. In digital applications the states of distinct resistances a memristor
can have will be utilised: the memristor will either be binary or n-ary (finite number
of states). Where as in analogue applications a continuous range of resistances is
required. While what the innovation the memristor can bring to the digital field is
incremental, such as improving area and power consumption of memory applications,
the analogue applications are more unprecedented [92].
1.6.1 Digital Applications
The area of digital memory is a prominent application for memristors. Two other
digital applications of the memristor are programmable logic and signal processing.
In these applications, the memristor acts as a switch: if the memristor is binary,
the two resistance values of the memristor are assigned to ON or OFF thus each
memristor can either become a memory cell to store the state, or perform Boolean
operations or route signals [65, 93].
The use of crossbars along with CMOS architectures to decrease area consumption
and power and enhance frequency response has been demonstrated before the re-
ported recognition of memristors [94, 95]. The use of memristors enhance these
applications further due to their nonvolatile nature and small size.
The small size and long retention capabilities of the memristor (>10 years [69]) have
made it an ideal component for memory applications. The afore mentioned problems
associated with using memristors such as sneak paths and unreliability issues aside,
memristors have the potential to improve the field of digital storage significantly.
For example, HP’s new computer architecture named “The Machine”, incorporating
many innovative technologies in one project to render smaller computers with larger
memories, operating faster and more power efficiently is reportedly using memristors
for its large memory [96]. The use of memristors in computers is also predicted to
minimise booting times such that, they can be switched on instantaneously to the
state they were left at right before shut down [14].
In memory operations data is stored as resistance values; for a binary device the
limiting resistance values Ron and Roff would be assigned to Boolean values ”0”
and ”1”. The writing operation can be done by exciting the device with a current
until the resistance of the memristor saturates to either Ron or Roff depending on
the polarity of the driving signal [69]. The reading operation can be a little more
complex, seeing as a resistance value has to be read from a point in a crossbar. As
mentioned in Section 1.5, the memristor-based memory technologies are superior
to existing memories (DRAM, SRAM, Flash, FeRAM, MRAM etc.) in terms of
memory density [69].
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Many reported memristors present more than two states of distinct resistances
[50, 97, 98]. The use of multilevel memristors would be beneficial in terms of achiev-
ing even denser memories since the multiple resistance states would allow for the
storage of multiple bits per device: for a binary device only 1-bit can be stored, a
four-level device would be able to store 2 bits and so forth [72, 99, 100]. The research
concerned with multilevel memristors aims to improve the density in nanoscale mem-
ories. Problems affecting the binary memristor-based memories would have an even
more pronounced effect on multilevel memristor technologies. Some groups argue
that, in order to achieve reliable and correct operation, 1M1T (one memristor one
transistor) or 1M1D (one memristor one diode) may be required as opposed to ap-
plications aiming to utilise 1M in memories [99]. This would obviously lessen the
advantage of low area consumption which is one of the main appeals of the mem-
ristor technology. Solutions for the sneak path problem such as the one outlined in
[69] aim to solve the challenges faced by binary memristors and hence eliminate the
obstacles for the use of multilevel memristors too.
Programmable logic is another noteworthy application of the memristor. In these
applications memristors are used as fundamental components of the logic gates. In
some logic families using memristors, the logic state and the result of the operation
are stored as resistance. These logic families require preferably binary memristors
with distinct thresholds, where the minimum resistance (Ron) and maximum resis-
tance (Roff ) are clearly distinguishable [101]. Memristors have been shown to be
able to execute the material implication; which is a fundamental Boolean operation
between two variables p and q where pIMPq corresponds to ‘p implies q’ or ‘if p,
then q’ or expressed with more familiar Boolean operators (NOTp)ORq [102–104].
In other logic applications, memristors can be used as logic gates and form hybrid
CMOS/memristor circuits [85, 101] to increase logic density. Memristors can also be
used as switches in Programmable Logic Arrays and FPGAs. In these applications
two distinct memristance states are required similarly to memory applications, high
and low resistance values correspond to open and closed switches respectively [105].
Memristors, due to their nonvolatility have the potential to revolutionise the way
computers work by minimising booting times and offering the ability to restore com-
puters to the state they were at prior to shut down. Their small size has been the
focus and can prolong Moore’s Law. This nonvolatility, small area and power con-
sumption combined can lead to much more compact and power efficient computers
with the use of memristor-based memories. Memristors are also suitable devices to
compute logical operations. However, it is important to bear in mind that memris-
tors cannot supply energy on their own seeing as they are passive devices; therefore,
they have to work in conjunction with MOSFETs. This can be done by fabricating
memristive crossbar arrays on top of a CMOS substrate and enable low power, small
area circuits. Memristors used in memory or logic applications suffer from reliability
issues and sneak paths, with the evolving research in this field, these issues are being
tackled.
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1.6.2 Analogue Applications
Having mentioned the qualities of the memristor which make it an ideal component
for use in digital applications, it is also important to recognise some important prop-
erties of the device which make its use in analogue circuits particularly intriguing.
The memristor stores information continually: the resistance variance with time
within the set bounds is continuous. This property makes the memristor very suit-
able for analogue applications; in particular applications in the field of bio-inspired
circuits [92].
The connection between memristive dynamics and biological systems was first drawn
by Chua and Kang in their 1976 paper where they asserted the significance of mem-
ristive systems by identifying existing physical devices as memristive one-ports [4].
One of these physical systems is the famous Hodgkin-Huxley circuit model of the
nerve axon membrane. The Hodgkin-Huxley model describes a potassium chan-
nel conductance and a sodium channel conductance as time varying conductances;
which were expressed as solutions of first order differential equations [106]. Kang
and Chua identified both of these conductances as voltage-controlled memristive
systems. Further studies have been conducted on the Hodgkin-Huxley model to
show that the behaviour of these channels do in fact exhibit memristor character-
istics such as pinched hysteresis loops, tendency to linearity when operating with
higher frequencies and larger hysteresis lobes with lower frequencies [107–109].
The fact that the memristor can remember its resistance value after it has been
switched off has also been likened to the biological synapse [14, 20, 29, 53, 54, 77, 109–
112]. Synapses; both biological and artificial are essential for the processing and the
storage of information. When HP reported the fabrication of the memristor in 2008
and made the connection between the theory and experimental results regarding
the device and its likeness to synapses, this generated a lot of excitement in the
bio-inspired electronics research community. The interest in modelling brains and
neural systems in hardware was already immense, with numerous projects aiming to
understand or simulate parts of the brain [110]. However, bearing in mind that the
human brain consists of around 1010 synapses/cm2, electronically simulating neural
models in a large scale is a challenge. Not only are the electronic equivalents of
synapses required to be as small as possible and consume minimal energy to achieve
the needed density but also their strength needs to be adjustable according to the
history of the continuous signals they receive [77]. Currently, attaining the high
level of complexity of mammalian brains including synapses exhibiting plasticity,
requires unattainably large computers with correspondingly large power demands
[14]. The memristor in this sense is perceived as a game changer since it is suitably
small in size and does not require power to store and recall its history.
One possible link between memristive dynamics and the synapse has been explored
by Linares-Barranco et. al. [53–55]. Specifically, they have shown that memristance
could be linked to a synaptic update rule Spike-Time-Dependent-Plasticity (STDP).
The effect of this is twofold: the biological dynamics and mechanisms behind STDP
can be understood and studied through the use of electronics, and memristors could
be used to build neuromorphic computers emulating these learning mechanisms to
render self-adaptive, dense intelligent computers [54]. It is shown that combining
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memristance models with electrical pre and post synaptic signals into a synaptic
junction, leads to STDP type behaviour. An emulation of the V1 visual cortex
using a macromodel of a memristor is also presented to demonstrate the ability to
learn to extract orientation from spiking signals provided by a CMOS retina. The
memristor realised by the macromodel in this application is simply an exponential
relation between current and voltage with thresholding behaviour, different from
existing memristor models [55].
N1
N2
N3
Input 1
Input 2
Output
sight of food
sound
salivation
Figure 1.12: Schematic of artificial neural network for associate memory presented by
Pershin and Di Ventra. This simple structure is beneficial for studying a network of three
neurons (N1, N2 and N3) coupled by two memristive synapses (S1 and S2). The output
depends on the input signals and the strength of synaptic connections which is determined
by the learning activity. Adapted from [77].
Pershin and Di Ventra, motivated by the potential of the memristor, published a
series of papers: detailing their memristor emulator [66] and its potential appli-
cations in analogue circuits, similarities between an amoeba’s learning mechanism
and memristive dynamics [113] and the use of the memristor as a synapse in elec-
tronic circuits to demonstrate associative memory [77]. The artificial network for
associative memory is a relatively simple system, its block diagram is depicted in
Figure 1.12. The function of this network is to demonstrate the familiar “Pavlov’s
dog” experiment: the dog naturally salivates at the sight of food, when food is ac-
companied by a sound for a certain period of time, through associative memory,
the dog’s salivation is triggered by this sound even in the absence of food. Hence,
the block diagram shows two types of input (sight of food and sound) resulting in
the output (salivation) depending on the synaptic strength. If at one point only
one of the inputs trigger the output, when both inputs are applied to the circuit
at the same time for some time, the output is triggered by the other input as well.
The memristor denoted as S1, acting as the synapse connecting the neuron which
takes the “sight of food input” to the output neuron is set to the lower resistance
value whereas the second memristor S2 connecting “sound” to output is set to a the
higher value of resistance. When the two inputs correlate, back propagating pulses
from the “salivation” neuron coincide with the forward propagating pulses from
the “sound” neuron, leading to a large voltage across S2. This voltage exceeds the
memristor threshold and switches S2 to its lower resistance. Consequently, the link
between “sound” and “sight of food” is established, both inputs lead to “salivation”
individually following the learning phase just described. While this application only
involves three neurons and two synapses and is carried out using a memristor emula-
tor with off-the-self circuit components, it demonstrates that memristive dynamics
can emulate synaptic behaviour and exhibit associative memory, potentially paving
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the way for CMOS artificial neural networks emulating systems of a larger scale.
Jo et. al. experimentally showed the memristor behaving as a synapse in a hybrid
memristor/CMOS circuit (CMOS neurons, memristor synapses) [20]. The memris-
tor used in this application is different to HP’s memristor, the active layer is silicon
cosputtered with silver (silver rich region has lower resistance, silver poor region has
higher resistance). They report that, HP’s simple model of the memristor, shown
in eq. (1.7), fits well with their experimental i-v measurements. The memristors are
fabricated as crossbar arrays and connect CMOS pre and post neurons. The incre-
mental change of conductance according to input polarity is demonstrated: repet-
itive positive pulses increase conductance and repetitive negative pulses decrease
conductance. The final state of the device is determined by these programming sig-
nals. Ultimately, the conductance of the device is comparable to the synaptic weight
which is a function of the timing of pre/post neuron spikes. The hybrid circuit ex-
hibits STDP-like behaviour. Since the device which is tested is nanometric, it can
be used for applications where a high density of synaptic connections are required.
While the synaptic properties of the memristor are promising and inspiring, seeing
as it is one of the four fundamental circuit elements, its use in analogue circuits
in general should be investigated as well. Some examples to this include Witrisal’s
memristor based stored reference receiver [114], the efforts of Shin et. al. and Per-
shin and Di Ventra to utilise their memristor emulators for building programmable
analogue circuits [66], as well as other programmable analogue circuits simulated
using HP’s model [115, 116], a memristor based variable gain amplifier (VGA) [117]
and a memristor-based differential pair amplifier [28]. In all of these applications:
(a) the memristor is used in conjunction with other circuit components and
(b) with the exception of Varghese and Gandhi’s work [28], the memristor models
are programmed by reference signals to set resistance values and do not simply
vary with an input.
The stored reference receiver uses HP’s linear drift model and validates the theory
with simulations of the circuit. The operation of a receiver basically involves the
correlation of the received input to a template waveform. This task can be chal-
lenging for ultra-wideband (UWB) signals. Using the memristor in this application
can facilitate UWB transmitters operating at ultra-low power since the correlation
is undertaken by a passive, analogue circuit. In order to physically realise this re-
ceiver, a reliable memristor with linear dopant drift with parameters as described
by Witrisal is required [114]. This effort highlights an area of RF circuits in which
the memristor could offer improvement.
Wey and Jemison present SPICE simulations of an op-amp based VGA motivated by
the possibility that the frequency dependent nature of the memristor could provide
an advantage over existing transistor based VGAs. VGAs are analogue circuits
commonly used in signal conditioning. Their operation can be compromised due
to the nonlinearity of transistor i-v characteristics. The memristor is considered
as a potential solution to these problems due to its decreased sensitivity to higher
input frequency and ability to remember temporarily applied inputs. When VGAs
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are transistor based, nonlinearity does not depend on frequency and a quiescent
bias is required. Comparing the memristor based VGA to existing transistor based
VGAs, the memristive circuit has been observed to have the potential to improve
linear performance in high frequencies. The potential of this application again is
dependent on the reliability and characteristics of fabricated memristors [117].
In the remaining applications where the memristor is simulated in analogue pro-
grammable circuits, the focus is the ability to programme the device by controlling
the charge through it or the flux across it. Shin et. al. views it as a worthy re-
placement for programmable resistors which consist of arrays of weighted resistors
and switches. These switches are usually MOS devices which can introduce sig-
nificant parasitic capacitance and or resistance into the circuits. These parasitics
effect the resolution of the resulting resistance. Moreover, they obviously consume
significantly larger areas on chip and power [116].
The approach of Varghese and Gandhi to using the memristor in analogue circuits is
interesting in that they exploit the inherent nonlinearity of the device for increasing
the linear range of a differential pair amplifier operating in weak inversion. They as-
sume current through the device is proportional to the sinh function of the voltage,
which is consistent with some published models of memristive behaviour [10]. Mod-
elling the memristor as such with a Verilog-A block, they substitute the memristor
in the place of the sinh circuitry which would have been present in this differential
amplifier. A wider linear range is achieved through the use of the memristor. The
obvious issues are that the assumed memristor model is a simplification of reported
models and also reportedly the memristor may require some tuning circuitry which
would somewhat compromise the low power and low area advantages of using it in
circuits [28].
This thesis has aspired to use the memristor as an analogue circuit component. In
that sense, the work presented is distinct compared to the overall field of research
concerned with memristors currently. A large proportion of existing memristor
applications focus on the memristor as a binary device (see Section 1.6.1). In com-
parison, the research in analogue applications of memristors is somewhat limited.
This can be attributed several reasons. The most obvious reason is that commercial
and reliable physical memristors are not readily available to be installed on circuits.
As a direct result, research focus is either on fabrication or potential applications
limited to simulations. Another reason is the appeal of the intriguing nature of neu-
romorphic applications and the more foreseeable nature of digital applications such
as memory. Lastly an interesting assessment made by Pershin and Di Ventra on the
subject of this limitation is that the first model of the HP memristor [2] assumes
ideal memristor behaviour. According to Chua’s definition of the ideal memristor
[1], the internal state of a memristor depends on the integral of the input over time.
In the case of a DC component in the input, the internal state of a memristor will
change greatly. This makes it challenging to use memristors in analogue applications
unless inputs are AC signals without any DC component [66]. Chapter 3 follows a
similar approach to Varghese and Ghandi’s differential amplifier in that, it aims to
exploit the integration property of the device to attain a capacitorless integrator.
Chapter 5 is inspired by the synapse-like qualities of the memristor and tests how
it can be of use in nonlinear bio-inspired circuits.
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1.7 Motivations and Contributions
The explosive research regarding memristors is inspiring. The rush to fabricate de-
vices exhibiting the characteristics of the missing element and the strive to exploit
its small size containing the ability to integrate without the need for power is justi-
fied. It is crucial to understand memristive dynamics, on the level of a single device
in order to successfully incorporate memristors into potential applications.
The initial research effort in the field has been mainly focused on fabricating mem-
ristive devices [20, 39–44] with the intention of investigating characteristics of the
device and potential applications of the memristor. Due to the nature of nanoscale
devices and also the variety of materials used, the characteristics of memristors
tend to differ depending on the structure. Moreover, different devices are better for
different applications; for example while HP’s memristor exhibits continuous mem-
ristance suitable for analogue applications [2], the memristor presented by Kim et.
al. exhibits behaviour more suitable for digital applications [42]. Reliability issues
are still present, meaning that research on fabrication is still necessary before com-
mercially available memristors can become a reality. On the other hand, the variety
of fabricated devices pose a challenge in developing a unified approach to model
memristors due to the differing behaviour of the devices.
The strive to understand the characteristics and physical mechanisms which are
governed by the memristor has led to research in modelling memristors. The HP
model assuming linear drift has been the model most popularly adopted for various
purposes: theoretical study [24], SPICE modelling [25], emulator circuits [31], ap-
plication in analogue circuits [29, 116, 117]. It has been shown that although this
model simplifies memristive dynamics and assumes linearity in dopant dynamics
when particularly at edges of the device, this is not the case, it still fits experimen-
tal data well [5, 20]. Aiming to improve the accuracy of theoretical device models,
several groups including HP have proposed window functions of varying complexities
to facilitate modelling of device nonlinearities [2, 17, 30, 58–62].
As presented above, the research on the applications of memristors in analogue
circuits is limited. Most projects aiming to utilise the memristor in analogue circuits
are motivated by its similarity to the biological synapse. While this property is
very significant and is worth investigating, it has been observed that the memristor
as a regular analogue component is not thoroughly analysed. This work started
off with a thorough mathematical analysis of the HP memristor with this gap in
mind and with the simple aim of utilising the inherent integration of the memristor.
Memristance (of the HP models) variation generated due to a large variety of input
signals had not been explicitly studied at the time. Studies have been carried out in
order to get a feel for the behaviour of the device under different excitation signals.
Moreover, this analysis also allowed the comparison of the memristance generated
by the two HP memristor models. Having understood the general implication of
the inherent integration and how parameters such as device thickness and dopant
mobility impacts the memristor’s behaviour, analysis was broadened to investigate
the use of the HP memristor as an analogue component.
The inherent integration of this device, leading to its time variant resistance is its
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key property. This, combined with simple neuron models such as Integrate and Fire
[118, 119], motivated the study of a simple MC circuit in which a memristor and
capacitor are connected serially. This complicated symbolic study led to interesting
results.
Inspired by the compactness of the memristor particularly compared to capacitors,
and its low power performance, an integrator circuit exploiting the inherent inte-
gration of the memristor was designed and analysed. This circuit does not use any
capacitors at all and computes the integration using a single memristor. The circuit
operates in weak inversion, which enhances the low power operation of the circuit
seeing as operating currents are in the nanoamp region. This circuit, simply taking
advantage of the memristor’s basic characteristics, is an example of a wide spectrum
of analogue applications which could benefit from these characteristics of the device.
Due to the absence of commercially available memristors, many circuit emulators
have been suggested to enable the use of memristors in analogue circuits [31, 32,
56, 66]. These emulators are complex circuits, some requiring Microcontrollers and
ADCs, others requiring large numbers of transistors to offer the memristive dynam-
ics. Inspired by the natural nonlinear behaviour of CMOS devices in weak inversion,
a simple memristive dynamics emulator is presented. The motivation was to offer an
easily reproducible, compact, low power emulator circuit to enable the investigation
of memristive dynamics where a physical device is not available.
Building on the understanding of memristance gained by the mathematical analy-
sis of the memristor, combined with the analysis of the memristor as an analogue
circuit component, particularly by the insight gained by the memristor-based inte-
grator, facilitated further extending the use of memristors in analogue systems. The
similarity of the memristor to the biological synapse due to its input dependent con-
ductance has been motivational for this thesis as well as the many research projects
mentioned in this chapter. Having understood memristive dynamics and the HP1
model well, it was thought that introducing memristors into a CMOS implementa-
tion of a central pattern generator (CPG) would yield interesting results. CPGs are
neural networks which produce rhythmic activity such as walking, breathing, swim-
ming, flying without rhythmic input. The nonlinear rhythmic outputs produced by
CPGs are highly dependent on time. On a circuit level, the way the blocks making
up the CMOS based CPGs were connected, determined the ultimate outputs from
each block, corresponding to for example the rhythmic pattern of a horse walking.
The qualities of CPGs, nonlinear, rhythmic oscillations corresponding to time sen-
sitive outputs, make it a perfect application to test the effect of incorporation of
the memristor due to its own nonlinear and time sensitive nature. The addition of
memristors affected the CPG output in terms of changing the oscillation amplitudes,
timing and stability.
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1.8 Summary of Thesis
Chapter 1 Introduction
The initial postulation of the memristor and HP’s physical memristor are briefly de-
scribed. Followed by an overview of the research in the field particularly with regards
to modelling, emulator circuits, digital and analogue applications. Motivations and
contributions to this field by this work are also detailed.
Chapter 2 Mathematical Analysis of HP1 and HP2 Memristors
A mathematical analysis of the HP memristor models is presented. The memris-
tance variation due to a wide variety of input functions and variation of memristor
parameters is depicted. A symbolic analysis of a simple memristor-capacitor circuit
is presented.
Chapter 3 Skeleton Integrator Circuit Using a Current Driven HP1 Mem-
ristor
A current driven, memristor-based, capacitorless integrator operating in weak inver-
sion is presented. Transient and frequency response of the circuit is reported. The
variation in circuit behaviour due to different memristor parameters is analysed.
Chapter 4 CMOS-Based Nanopower Memristor Dynamics Emulator
A simple CMOS-based low power memristor dynamics emulator is presented. Its
performance according to different input characteristics is evaluated. A Class AB
CMOS-based memristor dynamics emulator is also analysed.
Chapter 5 Introducing the HP1 Memristor to Half Centre Oscillators and
Central Pattern Generators
Memristors are incorporated into CMOS-based half centre oscillators and a CPG.
Effects of different configurations of current and voltage driven memristors on the
phase portraits generated by half centre oscillators and the rhythmic transient out-
put generated by the CPG are evaluated.
Chapter 6 Conclusion
The thesis is summarised, the implications of using memristors in analogue circuits
is discussed. Ideas for future work related to this thesis are described. Contributions
of this work to the field of memristor research and publications are listed.
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Chapter 2
Mathematical Analysis of HP1
and HP2 Memristors
2.1 Introduction
The fabrication of the memristor reported by HP labs [2] was met with overwhelm-
ing enthusiasm. While it is interesting and attractive to utilise memristors in pro-
posed applications such as emulating synapses in learning networks or using them
for building non-volatile memories, it is also crucial to understand device opera-
tion. Several groups have worked on the mathematical modelling of memristors
[17, 21, 22, 120, 121]. The mathematical framework is crucial for generic modelling
of memristive devices. It enables understanding the effect of varying qualities of the
input signal and the characteristics of the device upon its behaviour. After con-
ducting such a study, one can predict and comprehend under what conditions this
device can operate correctly and which applications it might be suitable for. The
work presented in this chapter takes its foundations from [21] and [24], which report
the recognition of the behaviour of memristors as reported by HP labs as complying
with Bernoulli differential equations. This allows for symbolic expressions of the
memristor output response and an analytical study for the characterisation of the
HP models of memristors.
We analyse two different models of the memristor both of which were presented
by Strukov et. al. in [2]. The first and more simple model assumes a linear drift
of dopants within the device. Henceforth this model will be referred to as HP1.
This model offers a mathematically straightforward way of studying the memristor.
However, it does not take into account the subtleties and the nonlinearity of the
physical properties of the dopants within the device. In reality, the dopants slow
down as they reach either edge of the memristor.
The second model takes physical properties into account and offers a more accurate
analysis, albeit more complicated. This model, will be referred to as HP2 and
introduces a window function to account for the nonlinearities of ionic transport
within the device.
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This chapter will investigate the memristor response to a wide range of inputs by us-
ing a generic trapezoidal input signal. This type of piecewise function which can be
varied to make up different shapes of input signals, enables a better understanding
of how memristor output response is affected by variations in driving signal. A com-
parison of the two models reported by HP is also presented for better understanding
of how the two models differ. This analysis was carried out using MATLAB.
This chapter also presents the symbolic analysis of a simple circuit in which an
HP1 model memristor is serially connected to a capacitor. This is inspired by the
simplest model of a neuron, an RC circuit [122]. The mathematical analysis as
well as transient plots are presented. The effect of the memristor upon the circuit
compared with a linear resistor is shown.
2.2 The HP Models
The HP1 and HP2 models of the memristors were reported by Strukov et. al. in
2008 [2]. The HP models have been popularly studied and investigated since their
publication due to two reasons:
(a) The HP memristor was the first physical memristor and HP models the first
models of the physical device,
(b) The HP1 model is particularly attractive due to its simplicity while remaining
faithful to experimental measurements [5, 20].
Both models utilise the same parameters. For the purposes of the analysis presented
in this chapter, the values of these parameters have been adopted from the publica-
tion of Strukov et. al. and are as denoted in Table 2.1 unless stated otherwise.
Variable Value
D 10 nm
µv 10
−14m2s−1V −1
Ron 100 Ω
Roff 16 kΩ
wo
D
0.1
Table 2.1: HP memristor parameter values
2.2.1 HP1 Model
The HP1 model is a general description of an ideal memristor: while it does not
describe the physical mechanisms in detail, it provides the axiomatic memristive
characteristics of the device. It is also important to note that the HP1 model
generates similar I-V behaviour to measurements of different kinds of memristors
[20] and numerical simulations of more detailed models [19].
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Due to the simplicity and elegance of the HP1 model, many groups have taken it as
a basis for their research in various paths: from analytical research to understand
and/or model the behaviour of the device [59], to assessing potential applications
[114–116], to using it as a comparison to show that different structures exhibit
memristive behaviour [20].
A description of HP’s memristor is given in Chapter 1. In order be able to visu-
alise the device and to understand what the parameters in the equations refer to, a
brief summary is presented here. HP’s memristor is a metal/oxide/metal structure;
specifically platinum/TiO2/platinum. The thickness of the whole TiO2 film is de-
noted as D. This film in itself consists of two layers, one region is doped and has a
thickness w, the remaining region is undoped and has thickness D − w. A simple
illustration of the device is shown in Figure 2.1. The doped region, TiO2−x, has a
lower resistance Ron due to the positively charged oxygen vacancies. The undoped
region has a higher resistance Roff . The variation of resistance of the device is
basically due to the movement of the boundary between these two regions.
(D-w)/D
Figure 2.1: Illustration of HP’s memristor showing the boundary w, between doped and
undoped regions of the device. Adapted from [2]
The HP1 memristor model consists of eqs. (2.1) and (2.2), assuming ohmic electronic
conduction and linear ionic drift in a uniform field where average ion mobility is
denoted as µv:
v(t) =
(
Ron
w(t)
D
+Roff
(
1− w(t)
D
))
i(t) (2.1)
dw(t)
dt
= µv
Ron
D
i(t) (2.2)
In order to get w(t), eq. (2.2) is integrated over time:
w(t) = µv
Ron
D
q(t) (2.3)
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In other words, width of the doped region in this model is proportional to the amount
of charge passing through the device. Hence, memristance in terms of charge can
be expressed as:
M [q(t)] = Roff + (Ron −Roff )µvRon
D2
q(t) (2.4)
The initial position of w(t) determines the initial value of resistance of the mem-
ristance. The results presented by Strukov et. al. in [2] show that w(t = 0)=0.1.
Hence, throughout this work, this value was taken to determine the value of resis-
tance at which the memristor begins operating. Initial memristance can be expressed
as follows:
Ro = Ron
w0
D
+Roff
(
1− w0
D
)
(2.5)
In order to maintain passivity and for the device to operate between the values of
Ron and Roff ; Ron < Ro < Roff .
Vmem
Iin
Figure 2.2: Current driven memristor where Iin is the input signal and Vmem is the
voltage across the device.
For convenience a dimensionless lumped parameter, k2 which consists of memristor
parameters is defined as shown in eq. (2.6).
k2 =
(
1− Roff
Ron
)(
Ron
D
)2
µv (2.6)
Using this parameter and taking into account the initial memristance, Ro, the volt-
age across a current driven memristor can simply be expressed as shown in eq. (2.7).
A schematic showing the current driven memristor is depicted in Figure 2.2.
v(t) =
[
Ro + k2
∫ t
0
i(τ)dτ
]
i(t) (2.7)
A voltage driven, charge controlled memristor can be expressed in terms of an output
current and an input voltage. This expression is derived by using the Bernoulli
formalism which enables obtaining the analytical solutions of the I-V characteristics
of the HP1 model for both flux and charge controlled memristors [5, 24]. Eq. (2.8)
shows the current flowing through a voltage driven memristor. A schematic showing
the voltage driven memristor is depicted in Figure 2.3.
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Imem
Vin
Figure 2.3: Voltage driven memristor where Vin is the input signal and Imem is the
current flowing through the device.
i(t) =
v(t)√
R2o + 2k2
∫ t
0
v(τ)dτ
(2.8)
Throughout this thesis, dynamics referred to as HP1 current driven and voltage
driven memristors are defined by eqs. (2.7) and (2.8) respectively.
2.2.2 HP2 Model
In an effort to understand and study the dynamics of the memristor, a theoretical
framework was developed which relates the dynamics of the HP memristor to dy-
namics governed by Bernoulli’s non-linear differential equation [21]. This framework
is useful for analytically solving the input-output relationships of the device without
the need for numerical temporal integration. Hence, it has been used as a tool for
studying the memristor in this chapter.
Drakakis et. al. demonstrate in [21] that the HP1 model can be expressed as
a Bernoulli differential equation. This allows the codification of voltage, current,
charge or flux controlled memelements (including memcapacitors and meminduc-
tors). It is also shown that the boundary condition in the window function that
HP introduced for modelling the nonlinear drift can be expressed using Bernoulli
dynamics.
The first and simpler memristor model derived by HP assumes linear ionic drift.
However, in nanoscale, small voltages can lead to very large electric fields which can
result in nonlinearities in ionic movement. The window function, w(t)
D
[
1− w(t)
D
]
, HP
introduced is aimed to model nonlinear drift when w(t) is close to either end of the
device (0 or D) [2]. This window function is multiplied by the right hand side of
eq. (2.2):
dw(t)
dt
=
w(t)
D
[
1− w(t)
D
]
µvRon
D
i(t) (2.9)
Let W (t) = w(t)
D
and rearrange:
dW (t)
dt
−
(
µvRon
D
i(t)
)
W (t) +
(
µvRon
D
i(t)
)
[W (t)]2 = 0 (2.10)
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Looking at eq. (2.10), it can be deduced that the quantity w(t)
D
is also defined by
a Bernoulli differential equation [123]. Using the appropriate transformations, the
boundary condition can be expressed as shown in eq. (2.11).
W (t) =
w(t)
D
=
eλ
∫
i(t)dt
k + eλ
∫
i(t)dt
(2.11)
Hence, memristance of the HP2 model can be expressed as shown in eq. (2.12),
where λ = µvRon
D2
and k denotes and integration constant which consists of the initial
conditions of the memristance; k =
(
D
w0
− 1
)
.
M(t) = Roff + (Ron −Roff )
[
eλ
∫
i(t)dt
k + eλ
∫
i(t)dt
]
(2.12)
Assuming that Roff >> Ron, voltage across a current driven memristance modelled
by HP2 can be expressed as:
v(t) = Roff
[
1− e
λ
∫
i(t)dt
k + eλ
∫
i(t)dt
]
i(t) (2.13)
It can clearly be observed that HP1 is a much simpler, flexible model. Analysing
the memristor using the straight forward HP1 model is much more accessible and
intuitive. However, HP2 offers more insight and accuracy. The use of Bernoulli
differential equations offer analytical study of the HP2 model. The implications of
the slower boundary movement at either end of device is studied in Section 2.5 by
way of comparing the current driven HP1 and HP2 models.
The analysis of the voltage driven charge dependent HP2 memristance model does
not lead to a closed form expression. Since, this analysis is motivated by the symbolic
study of the HP memristor models, the voltage driven HP2 will not be investigated.
2.3 Trapezoidal Driving Signal
In order to study the HP memristor’s time dependent behaviour, and to understand
the effects of its inherent integration property, a general piecewise function was
used as the driving signal. The timing, symmetricity, prominence of amplitudes
and DC offset of the signal can all be varied independently since they are all defined
separately in this waveform. Figure 2.4 shows the general piecewise function with all
time intervals, the DC offset, positive and negative amplitudes labelled. This signal
can also be modified from a trapezoidal waveform to a variety of waveforms such as
general triangular, pulse or exponential waveforms as shown in Figures 2.18 to 2.20,
allowing the systematic study of memristors under different excitation conditions.
These properties of the generic waveform, which allow for freedom in modification of
the excitation which in turn reflects on the memristance response, are particularly
60 Chapter 2 Itır Ko¨ymen
HP Memristor: Analysis, Dynamics and Analogue Circuits
Off
set
A1
A2
1
2
3
4
5
6
7
8
9
  
 
 
 
     t1 δ
Time (s)
 μd1 δ d2 d3 μ t2
Figure 2.4: Generic Excitation Waveform: A single period of the piecewise trapezoidal
function, with annotations to indicate each individual piece of the function, amplitudes
A1 and A2, DC offset Vdc or Idc and time intervals. Corresponding equations are shown
in Table 2.2.
useful for drawing conclusions in a systematic manner with regards to the behaviour
of the memristor for a variety of electronic or biological signals. Analysing the
memristance for a variety of inputs, whilst having the ability to change different
pieces of the driving signal has allowed for a greater understanding of the device
and its potential applications.
The trapezoidal excitation waveform shown in Figure 2.4 is annotated to show all the
different time intervals and the two separate amplitude variables. Each time variable
and amplitude can be varied independently. Table 2.2 shows the relevant equations
of each piece of the piecewise function, incorporating the variables as annotated in
Figure 2.4. While this table expresses the equation of a driving voltage, the same
equations would be used for a driving current (offset would be expressed as Idc
instead of Vdc).
Table 2.2: Piecewise Trapezoidal Excitation Voltage Equations
Piece Excitation Voltage V(t)
1 Vdc
2 Vdc +
A1
δ
(t− t1)
3 Vdc + A1
4 Vdc + A1 +
A1
δ
[t− (t1 + δ + d1)]
5 Vdc
6 Vdc +
A2
µ
[t− (t1 + 2δ + d1 + d2)]
7 Vdc + A2
8 Vdc + A2 +
A2
µ
[t− (t1 + 2δ + d1 + d2 + µ+ d3)]
9 Vdc
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2.4 Voltage Driven HP1 Memristor
The trapezoidal input function presented in Figure 2.4 was utilised extensively to
observe the effect of varying the lengths and values of certain pieces of the function
on memristance. The memristance of the HP1 voltage driven memristor expressed
by eq. (2.14) was evaluated with a variety of signals to observe how the input signal
influences the memristance. While the expressions relating memristance to the input
signal are different for a current driven memristor and a voltage driven memristor,
the shape and quality of memristance response to either kind of output remains the
same.
This section will present the thorough analysis of the memristance response to the
trapezoidal voltage input. In order to be able to observe the effects of varying
the timings of pieces within the function, amplitude values and DC offset clearly,
the excitation voltage and memristance response are limited to a single period.
Memristance of several periods of input signal and a comparison of HP1 and HP2
models using a variety of signals is presented in Section 2.5.
M(t) =
√
R2o + 2k2
∫ t
0
V (τ)dτ (2.14)
Table 2.3 shows the memristance response which corresponds to the piecewise exci-
tation voltage where all time intervals are equal to τ . This memristance response
to the standard trapezoidal function, defined by this set of equations is shown in
Figure 2.5. In the driving voltage all time intervals are equal to 1s and amplitudes
A1 = −A2=1mV. Notice that the peaks, A1 and A2, correspond to a negative and
positive slopes of memristance respectively. The idle period between the two peaks
where V (t) = Vdc which in this case is 0V, settles at 14378 Ω for the length of
d2 = 1s. Since all time intervals are equal and the signal is symmetrical in the way
that A1 = −A2, memristance goes back up to initial memristance 14400Ω.
Table 2.3: Memristance Response Equations to Trapezoidal Excitation Voltage
Piece Memristance M(t)
1
√
R2o + 2k2Vdct
2
√
R2o + 2k2[Vdct+
A1
2τ
(t− τ)2]
3
√
R2o + 2k2[Vdct+ A1(t− 3τ2 )]
4
√
R2o + 2k2[Vdct− A12τ (t− 6τ)(t− 2τ)]
5
√
R2o + 2k2[Vdct+ A1(2τ)]
6
√
R2o + 2k2[Vdct+ A1(2τ)− A22τ (t− 5τ)2]
7
√
R2o + 2k2[Vdct+ A1(2τ) + A2(t− 11τ2 )]
8
√
R2o + 2k2[Vdct+ A1(2τ)− A22τ (t+ 6τ)(t+ 10τ)]
9
√
R2o + k2Vdct+ A1(2τ) + A2(2τ)
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Figure 2.5: Response of memristor driven by trapezoidal voltage without DC offset where
A1=1mV, A2=-1mV, generic time interval τ=1s. Corresponding equations are shown in
Table 2.3.
2.4.1 Varying DC Offset
Adding a DC offset to the excitation signal adds a slope to the memristance response.
This can easily be explained by integrating a constant offset voltage as follows:∫
Vdcdt = Vdc · t. Figure 2.6 depicts the effect of positive and negative DC offset
and shows the symmetrical memristance response to the excitation voltage without
offset. Due to the nature of the HP1 model and the parameters which make up k2
(k2 =
(
1− Roff
Ron
) (
Ron
D
)2
µv), a positive DC offset (Vdc=1mV, green plot) leads to a
negative slope and a negative DC offset leads to a positive slope. The addition of
DC offset to the excitation voltage means that the whole signal is shifted upwards
and that the signal at intervals t1, d2 and t2 are all on a non-zero value. The effect
of this on memristance can be summarised in two points:
(a) A1 = −A2 as before, however for a positive offset A1 is a larger value (for a
negative offset, A2 will be at a more negative value): this means that while
memristance variance is on a slope, it is also larger compared to memristance
response for a 0V offset signal.
(b) While the time intervals are all kept 1s here, where there is an offset, the time
spent at Vdc, i.e. t1, d2 and t2 now contribute to the memristance variance
as opposed to what was observed for Vdc=0V. For example, the interval (d2)
where the memristance settled to a minimum in Figure 2.5 is now on a slope
too.
Chapter 2 Itır Ko¨ymen 63
HP Memristor: Analysis, Dynamics and Analogue Circuits
0 1 2 3 4 5 6 7 8 9
14300
14350
14400
14450
14500
Time (s)
M
em
ri
st
an
ce
 (Ω
)
Vdc=−1mV
Vdc=0V
Vdc=1mV
Figure 2.6: Response of memristor driven by trapezoidal voltage where A1=1mV, A2=-
1mV, generic time interval τ=1s. Blue plot shows voltage signal Vdc=0V, Red plot shows
memristance response where Vdc=-1mV and green plot shows memristance response where
Vdc=1mV
2.4.2 Varying Amplitude
Amplitude variation can change the average value of the excitation signal which can
have a similar effect to having a DC offset on the memristance response. Even if the
time spent at a certain amplitude remains the same, the magnitude of the amplitude
will influence the memristance due to the integration. Within this section, the effect
of amplitude upon the memristance response is evaluated and all the time intervals
are set to 1s, the DC offset is 0V.
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(a) Excitation Voltage
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Figure 2.7: Trapezoidal excitation voltage where signal is adjusted such that first am-
plitude is negative A1=-1mV, and second amplitude is positive A2=1mV. Notice how the
memristance increases from Ro.
Figure 2.7 shows the effect of driving the memristor with a trapezoidal excitation
voltage in which the first amplitude is negative and the second is positive. The neg-
ative amplitude A1 results in a positive slope in memristance as seen in Figure 2.7b.
At time interval d2, the memristance settles at a maxima and then memristance
goes back to the initial value via a negative slope generated due to the second peak
A2 which is positive and equal to A1 in magnitude.
The effect of a non-zero average value which is not due to DC offset can be observed
in Figure 2.8. Average value of a function is expressed as:
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Figure 2.8: Trapezoidal excitation voltage where signal is adjusted such that both am-
plitudes are positive or both amplitudes are negative: Blue plot A1 = A2=1mV, Red plot
A1 = A2=-1mV.
favg =
1
b− a
∫ b
a
f(x)dx (2.15)
Applying this here; f(x) is the excitation voltage and it is clear that average value is
directly proportional to memristance since it is the time integral of f(x) or excitation
voltage.
In Figure 2.8a, two different excitation signals are presented. Blue plot has two
positive amplitudes, A1 = A2=1mV which leads to a positive average value, effect
of which is similar to a positive DC offset. It can be seen from Figure 2.8b that
the signal with two positive peaks leads to a decreasing memristance. However,
while a positive DC offset would add a slope to the memristance variation; when
A1 = −A2, the decrease in memristance due to the positive amplitude and increase
due to negative amplitude would also be observed. What happens as a result of
amplitudes of equal polarity is slightly different. The effect of having A1 = A2 apart
from the added slope to memristance can be summarised as:
(a) d2 is at zero; hence the memristance value stabilises at a constant value for
the length of d2
(b) Since the amplitudes are of the same polarity, for two positive (negative) am-
plitudes: Memristance decreases (increases) due to first peak, stabilises at a
memristance value for d2, then decreases (increases) again due to the second
peak.
The effect of average value can be observed in Figure 2.9 as well. In this case the
excitation voltage is set to have a more prominent first peak (blue plot) and in a
different signal a more prominent second peak (red plot). Naturally the overall effect
of a more positive first peak, where A1 is twice as large as A2 in magnitude is a more
positive average value. Similarly for the red plot where A2 is twice as large as A1
in magnitude, the average value is more negative. From the analysis addressed so
far, it can be predicted that the excitation voltage with the more positive average
value will lead to a decreasing memristance and the red plot with the more negative
average value will lead to an increasing memristance.
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Figure 2.9: Trapezoidal excitation voltage where signal is adjusted such that the two
peaks within the period are of different magnitude: Blue plot A1=2mV, A2=-1mV, Red
plot A1=1mV A2=-2mV.
Figure 2.9b shows the effect of the two driving signals: In the blue plot, memristance
drops with a gradient of 44Ω/3s (A1=2mV) where as the red plot shows a drop of
22Ω/3s due to A1 = 1mV . Both responses settle at their minima for d2. Then the
blue plot rises with a slope of 22Ω/3s (A2=-1mV), red plot rises by 44Ω/3s due to
A2=-2mV. Neither of the responses end up back at initial memristance because of
the non zero average value of the excitation. The influence of varying the amplitudes
in this way is not as strong as adding an offset but is the same in principle. A slope
is added to the memristance response in the way that after a full period memristance
does not return to its initial value. The difference is that the excitation voltage still
sits on 0V, meaning in between peaks, memristance settles on constant values for
the time intervals t1, d2 and t2. The effect of varying each individual amplitude can
be observed clearly from Figure 2.9.
The polarity of amplitudes in the excitation signal changes the slope of memristance.
This is clearly shown in Figure 2.7. When the two amplitudes in one period of the
driving signal are not equal in magnitude and opposite in polarity, the average value
of excitation signal deviates from zero. The effect of this is similar to driving the
memristor with a signal with DC offset; however, the complete behaviour of the
memristor depends on the polarity and values of amplitudes. The effects of varying
amplitudes on memristance response have been covered in this section.
2.4.3 Varying Time Intervals
The effect of varying time intervals depends on which piece of the excitation signal
the varied interval corresponds to. If due to the time interval variation, the resulting
signal is not symmetrical; that is if the positive and negative peaks are not of equal
lengths, this can result in a non zero average value of excitation voltage. The generic
effect of this is memristance not returning to the initial memristance value at the
end of the period. The effect of varying slopes leading to A1 and A2, how long
excitation is held for at A1 and A2 and how long Vdc between A1 and A2 is held for
is analysed in this section. Magnitudes and polarities of amplitudes are kept the
same: A1 = −A2=1mV and no DC offset is present in any of the excitation voltages.
Figure 2.10 shows the effect of varying δ and µ independently. These two variables
correspond to the slopes to and from amplitudes A1 and A2 respectively. Increasing
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Figure 2.10: Trapezoidal excitation voltage where signal is adjusted such that time
intervals δ and µ (slope to A1 and A2 respectively)are varied: Blue plot δ=2s, Red plot
µ=2s.
them would decrease the gradient, i.e. when δ=1s, slope to A1 is 1mV/1s but in the
blue plot depicted in Figure 2.10a, δ = 2s and this slope is 0.5mV/1s. It should be
noted that while gradient is less steep, time spent at a non-zero excitation voltage
is lengthened. The effect of this on memristance can be seen in Figure 2.10b. First
drop is less steep compared to the red dashed plot in which the first amplitude is
the standard excitation voltage (A1=1mV, δ=1s.). The gradient of the first drop
of the blue memristance plot is: -6.6Ω/s, gradient of red plot corresponding to the
same amplitude is -7.3Ω/s. However, since the rise to and fall from A1 takes 4
seconds longer in the blue plot, the memristance drops to a lower value of 14367 Ω
as opposed to red plot’s minima 14378Ω.
The difference in memristance due to the different “µ”s of the two plots is similar.
Blue plot rises to a smaller value than initial memristance, with a gradient of 7.3Ω/s
and the red plot surpasses the initial memristance and rises from its higher minima
with a gradient of 6.6Ω/s to 14411Ω. The gradient of the piecewise function to
either amplitude slows down the memristance variation; however, since the values of
amplitude were kept the same in this analysis, the larger values of δ and µ meant that
the excitation voltage reached the same maxima and minimas but took longer. The
effect was mirrored on to the memristance response: while slopes which correspond
to the trapezoidal peaks showed lower gradients, memristance changed more due to
longer time spend at non-zero voltages.
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Figure 2.11: Trapezoidal excitation voltage where signal is adjusted such that time
interval d2=3s. d2 is the time interval of the signal at Idc between the two amplitudes.
The time intervals t1,d2 and t2 are the intervals during which the excitation voltage
is settled on a constant value. This value might be a DC offset or 0V. It has been
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shown that when there is a DC offset, the memristance varies with a slope. It is clear
that lengthening these time intervals will not increase or decrease the memristance
if there is no DC offset. In order to confirm this, time interval d2 was increased from
1s to 3s. The result of this can be seen in Figure 2.11. Intervals t1 and t2 were kept
at 1s seeing as it is obvious that they would only lengthen the time spent at intial
memristance. Simply increasing d2 to three times its value does not change the
minimum memristance value reached. The memristance response of the standard
trapezoidal excitation voltage shown in Figure 2.5 also goes down to 14378Ω then
goes back up to Ro. Figure 2.11b shows that the overall memristance variation is
identical to this, but time spent at minima is 3s instead of 1s.
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Figure 2.12: Trapezoidal excitation voltage where signal is adjusted such that time
intervals d1 and d3 (length of A1 and A2 respectively) are varied: Blue plot d1=3s, Red
plot d3=3s.
Varying the length of time amplitudes are held for has a similar effect to varying
amplitudes themselves. A positive amplitude held for longer leads to a larger drop
in memristance than the same magnitude of amplitude held for a shorter period of
time, much like applying a larger amplitude compared to the effect of a lower ampli-
tude. The two excitation voltages presented in Figure 2.12a show two assymetrical
signals, meaning according to the length and polarity of amplitude, the memristance
response will not return to Ro at the end of the period.
Where A1 is held longer for 3s, the memristance drops to 14356Ω in 5 seconds. In
Figure 2.9 a drop to the same value was caused by A1=2mV in 3s. The average
values of excitation voltages are clearly equal even though A1 Figure 2.9 is twice as
large and held for only 1s. The gradient of the drop in memristance is a combination
of the value of A1, how long it is held at this value and how long it takes from Vdc
to reach A1.
A2 of the blue plot is held for 1s. The memristance goes up to 14378Ω from 14356Ω
with the standard gradient 7.3Ω/s. A1 of the red plot is held for 1s, the gradient of
its drop to 14378Ω is predictably, 7.3Ω/s. A2 is held for 3s; therefore, memristance
overshoots Ro at the end of the period, rising from the minimum value to 14422Ω
with a gradient of 8.8Ω/s, same as the gradient of blue plot’s drop due to the longer
A1.
The variation of time intervals of the piecewise function can influence the mean
value just like the variation of amplitude values. The gradients to and from the
amplitudes have an impact on the overall area of the trapezoidal excitation peak
(time corresponding to the base of trapezium). However, the slower slopes are
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translated to memristance variance directly, while larger memristance variance is
observed, the rate of change slows down and quickens proportionally to the steepness
of gradients. The length of time for which amplitudes are held has a similar and
more obvious effect. Average value of excitation clearly increases if longer time is
spent at a positive amplitude this translates to a decrease in memristance. Time
spent at Vdc=0V between the two peaks does not add to memristance change, it
only lengthens the time spent at the minima.
2.5 Current Driven HP1 and HP2 Model Mem-
ristors
Due to the switching properties of the memristor; for positive excitation, there is a
decrease in memristance and vice versa for negative excitation. The HP2 model of
the memristor is described in Section 2.2.2. It takes into account the nonlinear ionic
movement; this means that the boundary movement slows when it is approaching
either end of device. Moreover, the HP2 model takes into account the values of
memristance for which the device is ON or OFF. This means, a memristor model
which follows the HP2 model equations, will saturate at Ron if positive excitation
is large enough, or saturate at Roff if negative offset is large enough. The HP1
model on the other hand, does not have enforced limits; the HP1 memristance
increases/decreases infinitely, overshooting Ron and Roff if values of driving signal
is large enough to cause this.
Throughout this chapter, unless stated otherwise, values specified by Strukov et.
al. [2] have been used. Larger magnitude of excitation would result in a steeper
rise/decline in memristance; thus memristor reaches either boundary quicker. It
should be noted that the mean value of the excitation signal is a key factor here.
If the signal is symmetrical with an offset of 0A or 0V, memristance will oscillate
between the initial memristance Ro and the maximum/minimum value it reaches
within a period, without saturating. This quality is further investigated in this
section.
In order to compare the two memristance models, the trapezoidal piecewise excita-
tion current was used to begin with as well. Tables of HP1 and HP2 memristance
responses to the trapezoidal excitation current are presented in Appendix A.
2.5.1 Effect of DC Offset
Memristors excited by symmetrical driving signals with A1 = −A2 and equal time
intervals, without DC offset exhibit memristance responses which are symmetrical,
starting from the initial memristance value Ro, and finishing the period back at Ro.
This value is determined by the factor w(t=0)
D
(see eq. (2.5)). Throughout this thesis,
unless stated otherwise, the initial value of this factor is assumed to be 0.1 since the
analysis of the physical HP memristor presented by Strukov et. al. in [2] is taken
as a basis.
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The application of a DC offset means that memristance can not return to Ro cycli-
cally since the excitation signal does not vary around 0 anymore. Due to the in-
tegration property of the memristor, the offset adds a slope to the memristance
variation. In the case of the HP1 model, this slope is linear. The HP2 model on the
other hand presents more complex behaviour; memristance varies slower compared
to HP1 memristance until it reaches either Ron or Roff at which point it saturates.
In this section the trapeziodal excitation current was maintained since it offers clear
observation of the variation of memristance. The points where the excitation current
settles at a value can be observed in the memristance response. Through out this
offset analysis, both memristor models were driven with the same excitation current:
The values of excitation amplitude A1 and A2 are 10µA and -10µA respectively, all
time intervals are 1s, resulting period is 9s. These values were selected for consistency
such that behaviours of HP1 and HP2 model memristors can be compared and the
effect of offset on the memristance response observed clearly.
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Figure 2.13: HP1 and HP2 memristors excited by the trapezoidal excitation current
where amplitude is 10µA and DC offset is 2µA. Blue plot shows the behaviour of the HP1
model and red plot shows HP2 memristor.
Figure 2.13 shows the memristance response of both memristor models to the trape-
zoidal excitation current with a DC offset current of 2 µA. The HP1 memristance
varies around 20% per period, exhibiting a linear slope and not stopping at Ron value
but decreasing infinitely. HP2 memristance also exhibits a slope but the variation
is more conservative.
Figure 2.14 shows the same input with an offset of 5 µA, HP1 memristance quickly
falls to negative values. It should be noted that once this occurs the memristor
becomes active, i.e. hysteresis curve is in the 2nd and 4th quadrants which is a
caveat of the HP1 model. The memristor is by definition passive and the response
returned by the HP1 model under conditions which result in active behaviour are
not realistic. However, before the memristance falls into negative values, it can be
observed that memristance varies by 50 % over the course of 1 period. This shows
that slope of memristance variation is linearly dependent on DC offset seeing as
Figure 2.13 depicts a linear slope of -20% per period for a DC offset of 2 µA, with
an offset 2.5 times larger, the slope is larger by the same factor.
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Figure 2.14: HP1 and HP2 memristors excited by the trapezoidal excitation current
where amplitude is 10µA and DC offset is 5µA. Blue plot shows the behaviour of the HP1
model and red plot shows HP2 memristor.
The HP2 memristor does not follow a linear trend. In Figure 2.14, percentage
variation from initial value per period changes in time: 95%, 87%, 77% and 66% are
the values HP2 memristance drops to in the first 4 periods.
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Figure 2.15: HP1 and HP2 memristors excited by the trapezoidal excitation current
where amplitude is 10µA and DC offset is 10µA. Blue plot shows the behaviour of the
HP1 model and red plot shows HP2 memristor.
Figure 2.15 clarifies the HP2 behaviour further. The HP1 memristance is still visi-
ble, though as can be predicted from the linear dependency of the HP1 memristance
to DC offset, the memristance becomes negative after a single period. HP2 mem-
ristance on the other hand, decreases following an exponential trend until it settles
to less than 1% of Ro, a value that closely corresponds to Ron.
Following the positive DC offset analysis, it is straight forward to predict memristor
behaviour for negative offset. A crucial difference is that for w(t=0)
D
, Ro is very
close to Roff . Which means that realistically, under negative offset, the memristor
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Figure 2.16: HP1 and HP2 memristors excited by the trapezoidal excitation current
where amplitude is 10 µA and DC offset is -2µA. Blue plot shows the behaviour of the
HP1 model and red plot shows HP2 memristor.
should saturate much sooner than for positive offset. Figure 2.16 shows the HP1
and HP2 memristance for an excitation current with -2µA, 111% corresponds to
Roff = 16kΩ. The HP1 memristor, varying 20% per period, overshoots Roff in
a single period, this behaviour is unrealistic and is exhibited due to the simplistic
nature of the HP1 model, but the response is shown for indicative purposes. The
HP2 model varies very conservatively towards 111%, the memristance variance slows
down at boundaries according to the model. The HP2 memristor’s approach to and
settling at Roff can be observed when DC offset is -10µA as shown in Figure 2.17.
Memristor approaches %111 at 60s and settles there.
0 804020 60
100
111
Time(s)
M
em
ri
st
an
ce
 C
ha
ng
e 
(%
)
Figure 2.17: HP2 memristor excited by trapezoidal current with a DC offset of -10µA.
111 % corresponds to Roff , memristance approaches the OFF value slowly.
2.5.2 Shape of Excitation Waveform
The generic trapezoidal waveform seen in Figure 2.4 has been analysed at length.
As mentioned, the characteristics of this piecewise function allows for modifications
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to be made in a very straightforward manner. This section will examine several
differently shaped excitation waveforms and their memristance response, presented
in Figures 2.18 to 2.20. The shapes of the waveforms investigated were determined
on the basis of their similarity to biologically or electronically occurring signals.
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(a) Excitation current in the form of a square wave with amplitude 10 µA and a period
of 4s, 0 DC offset.
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(b) Memristance variance due to square wave excitation current. Blue plot depicts the
memristance generated by the HP1 model and red plot depicts memristance generated by
HP2 model for the same excitation current.
Figure 2.18: Response of HP1 and HP2 memristors to square wave excitation current.
A simple adjustment to the generic waveform seen in Figure 2.4, by eliminating
or adjusting the slopes of pieces 2, 4, 6 and 8, generates a square pulse as seen in
Figure 2.18a.
The integration property of the memristor is reflected in its response to such a
pulse: as seen in Figure 2.18b, the memristance response is a triangular waveform,
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periodically increasing/decreasing without settling at any value. The excitation
pulse simply oscillates between A1 and A2 without stopping at the current DC offset,
which is the reason why the memristance variation is in the form of a pure triangular
waveform. The variance in memristance is determined by time spent at A1 and A2
i.e. frequency of driving current and values of A1 and A2. The symmetricity of the
square pulse ensures that memristance response is also symmetrical. The lack of DC
offset results in memristance increasing back up to 100 % (to initial memristance,
Ro) after each period.
The difference between the two models HP1 and HP2 is very clear, starting from
100%, HP1 model drops to 77% whereas for the same excitation, a drop to only
97.9% is observed for the HP2 model. Though HP2 is a more complex model than
HP1, the effect of integration leads to the same shape of waveform for memristance
variation.
Triangular Wave
The generic waveform can be made into a triangular waveform simply by extracting
all the pieces of the function where excitation is resting at a value i.e. all of the
odd numbered pieces in Figure 2.4. Resulting triangular waveform is depicted in
Figure 2.19a. The amplitude of the driving current is 10 µA, and length of a single
period is 4 seconds, same as the square pulse from Figure 2.18a.
The memristance response resembles a sinusoid as shown in Figure 2.19b. The inte-
gration property of the memristor ensures that the pieces of the piecewise function
which make up the memristance response are of a quadratic nature. Similarly to
the memristance response of the pulse, the memristance never settles at any value.
This is due to the fact that no time is spent at the offset. Signal begins at Idc=0A
but unlike Figures 2.4 and 2.20a, no time is spent at this point. Resulting in a
continuous oscillation.
Comparing the two memristance responses: Figures 2.18b and 2.19b, a larger drop
from initial memristance can be observed for the response to square wave. This is
due to the amount of time spent at the peaks of excitation waveform. The square
wave is made up of 2 second pulses at the positive and negative amplitude. In
the triangular wave, the amplitudes are the apexes of the triangles which make up
the signal, barely any time is spent at these points. Therefore, though the square
and triangular waves have the same amplitudes and frequency, the memristance
responses differ since the integration property of the memristors determine their
behaviour over time. It follows that shorter time spent at A1 (A2) will translate to
a smaller drop (rise) in memristance; which is the case here for both HP1 and HP2
models.
The HP1 memristor exhibits a drop to 89% and HP2 memristor, following the same
trend in shape of response but exhibiting a more gradual variance drops to 98.97%
of initial memristance.
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(a) Excitation current in the form of a triangular wave with amplitude 10 µA and a period
of 4s, 0 DC offset.
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(b) Memristance variance due to triangular wave excitation current. Blue plot depicts the
memristance generated by the HP1 model and red plot depicts memristance generated by
HP2 model for the same excitation current.
Figure 2.19: Response of HP1 and HP2 memristors to triangular wave excitation current.
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Exponential Spike
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(a) Excitation current with exponential spikes reaching an amplitude of 5 mA and a period
of 25ms, 0 DC offset.
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(b) Memristance variance due to excitation current with exponential spikes. Blue plot
depicts the memristance generated by the HP1 model and red plot depicts memristance
generated by HP2 model for the same excitation current.
Figure 2.20: Response of HP1 and HP2 memristors to excitation current with exponen-
tial spikes.
Spikes are frequently encountered in biological systems, therefore it was necessary
to observe the memristor’s behaviour when excited by exponential spikes. The form
of the piecewise function was maintained to enable better comparison to memris-
tive responses to other signals and clear observation of the effect of exponents on
memristance. The highly time dependent nature of exponential spikes meant that
analysis was carried out in a slightly different time frame. The longer the expo-
nential spike lasts within the piecewise excitation signal, the higher the amplitude
of the spike gets. This meant that if excitation was of lower frequency, this would
result in much higher variance in memristance. Likewise, for lower amplitudes such
as the ones applied for other waveforms (in the range of µA), the frequency had to
be higher too; limiting memristance variation. Ultimately, the signal presented in
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Figure 2.20a was selected to end up with HP1 and HP2 memristance variation of
similar amounts to other analyses in this chapter; where variations in both models
can be observed from the same frame.
The equations making up one period of the driving current is presented in Table 2.4.
Variable ”x” controls the frequency and maximum value of spikes. This is illustrated
in Figure 2.20a.
Table 2.4: Piecewise Equations of Excitation Current with Exponential Spikes
Piece Excitation Current I(t)
1 Idc
2 Idc + e
(t−x) − 1
3 Idc
4 Idc + e
(t−3x) + 1
5 Idc
Inherently, variable ”x” determines behaviour of memristors too. The exponential
characteristic can be observed in the decrease and increase (of memristance) in
Figure 2.20b which correspond to the positive and negative exponential excitation
current peaks respectively. The memristance reaches a distinct minima which is due
to time spent at Idc. Seeing as there is no DC offset in the results presented here,
memristance at this point does not vary and straight after the minima, memristance
increases exponentially. HP2 memristor, follows the same trend but varies more
conservatively.
This section shows that the memristance is directly controlled by the excitation.
The integrating property carries on the history of the device at each point mem-
ristance is observed. Thus the distinct differences between excitation signals are
translated to the memristance responses due to the time dependent nature of the
memristor models. Both HP1 and HP2 models exhibit the same shape in terms of
memristance response; however, the nonlinear nature of the HP2 model means that
HP2 memristance response varies more conservatively since Ro is relatively close to
one end of the device (w=0.1).
2.5.3 Effect of Variation of Pulses in Square Waves
This section presents a continuation of the analysis of the memristance response
to the flexible, adaptable piecewise excitation signal. Here, the piecewise function
is altered to two different forms of square waves: I1 has an amplitude of 10 µA
which is held for 1s and I2 has an amplitude of 5 µA held for 2s, shown in blue and
green respectively in Figure 2.21a. The significance of these two excitation currents
is that the area under the pulses are equal, they have the same mean value. This
means that the memristance generated by these two inputs should have the same
value since the integral of the input signal is governed by the memristance. While
the previous sections have shown the influence of values of amplitude and timing of
certain pieces of the input on memristance response, this section will consolidate the
results of these variations in input and the comparison of the HP1 and HP2 models.
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(a) Excitation I1 of Amplitude 10µA held for 1s shown in blue and I2 of Amplitude 5µA
held for 2s shown in green, 0 DC offset.
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(b) Memristance variance due to excitation currents I1 and I2. Blue plot depicts the
memristance generated by the HP1 model and red plot depicts memristance generated
by HP2 model. In both cases dashed plots are the memristance generated by excitation
current I2.
Figure 2.21: Response of HP1 and HP2 memristors to two separate excitation currents
I1 and I2: both pulses I1 of amplitude 10µA held for 1s and I2 of amplitude 5µA held for
2s.
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Figure 2.21b shows the HP1 and HP2 memristance responses to I1 and I2. As
expected, the memristance drops by the same amount: to 89% for HP1 model and
to 99% for HP2. However, the slope with which the minimum value of memristance is
reached varies due to the differing excitation currents. I2, having the lower amplitude
generates a memristance which varies with lower gradients; this is shown by the
dashed plots in Figure 2.21b. The larger amplitude of I1 leads to higher gradient:
steeper decrease to minima and same slope back up to Ro. The time spent at the
minima is determined by time spent at offset (0A here) between the positive and
negative pulses. The pulses start simultaneously but due to their length, end at
different times, which means I2 is idle at 0A for a shorter time. This is clearly
outlined in Figure 2.21b: the dashed plots stay at minima for 1s only. Though the
HP2 model’s variation is more conservative, shape wise it shows the same trend as
HP1, the effects of amplitude and timing is reflected to the behaviour of the HP2
model clearly.
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(a) HP1 memristor driven by currents I1 and I2 where both excitation currents have 5µA
DC offset. Memristance response to I1 and I2 are shown in blue and green respectively.
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(b) HP2 memristor driven by currents I1 and I2 where both excitation currents have 5µA
DC offset. Memristance response to I1 and I2 are shown in red and green respectively.
Figure 2.22: HP1 and HP2 memristors driven by currents I1 and I2 this time with a DC
offset current of 5µA to illustrate the effect of DC offset on memristance.
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The effect of adding an offset to driving currents I1 and I2 is depicted in Figure 2.22.
HP1 model of memristor varies linearly by 38% per period, maintaining the shapes
according to the input as presented in Figure 2.21b. Figure 2.22a depicts the HP1
memristance response to the two currents. The plot in green with the lower gradients
and shorter amount of time spent at local minima shows the response to I2. The
blue plot is the response to I1, these plots are clearly discernible by their shapes,
the offset adds a slope and memristance no longer returns to Ro periodically.
HP2 response to the currents I1 and I2 with offset are presented in Figure 2.22b.
The slope is not entirely linear, a drop to 96% is observed after the first period, then
to 91% in the next period. The shapes of variation are maintained and are distinct:
red plot is the response to I1, green plot to I2.
Memristive response to excitation current I1 + I2
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(a) Excitation current I1 + I2 without DC offset.
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(b) HP1 and HP2 memristance response to excitation current I = I1+I2. HP1 memristor
behaviour is depicted by the blue plot, HP2 behaviour is depicted by the red plot.
Figure 2.23: Excitation current I = I1 + I2 without DC offset and HP1 and HP2
memristors’ response to excitation current.
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Figure 2.23a shows the signal which is the result of the addition of the two excitation
current signals I1 and I2. Naturally, the superimposed pulse carries larger values of
amplitude.
The changing gradients in memristance due to the changing amplitudes of pulses
can be observed clearly in Figure 2.23b. Variation in the shape of both HP1 and
HP2 models follow the same trend, though HP2 memristance varies less overall. Due
to the initial pulse of 15µA, HP1 memristance drops from Ro (100%), by 16.5%/1s
(HP2 by 1.58%/1s). Then the amplitude of the pulse drops to 5µA, which lowers
the gradient of memristance change to 5.5 %/1s (HP2 0.57%/1s). Where the current
signal settles at 0A, memristance settles at 78% for 1s (97.85% for HP2). Then the
same trend is observed for the increase back up to Ro, 16.5%/1s (HP2 1.63%/1s)
rise up to 94.5% (99.49% for HP2), from there slower increase to 100% due to -5µA.
The analysis of memristance change due to current I = I1+I2 is particularly useful.
Since after seeing the memristance response to the individual currents, one can more
or less predict the response to the superimposed signal. Seeing the effect on the
gradient of memristance change clarifies the operation of the memristor modelled
by the HP1 and HP2 models. It is observed that the variation of HP2 is not linear
since it takes into account nonlinear dopant mobility, the changes in gradient will
not be linearly proportional to the signal amplitudes as they are for the HP1 model;
however, the gradients within the HP2 memristance vary due to the piecewise input
and present the same overall shape as HP1 memristance.
Memristive response to excitation current I1 − I2
The subtraction of I2 from I1 leads to an overall smaller input signal. The consecu-
tive positive and negative pulses within this signal make the behaviour of memris-
tance similar to what was observed in Figure 2.18 due to the square wave excitation
current. This means, when positive and negative pulses occur in sequence with-
out any idle time interval at DC offset, memristance variation presents a triangular
response.
Due to the fact that less time is spent at smaller amplitudes, the resulting mem-
ristance variation is considerably smaller compared to all the other responses to
analyses carried out in this chapter; the lowest the HP1 memristor drops to is 94.5%
and HP2 drops to 99.5% only.
This final analysis of the effect of pulse variation on memristance response underlines
how strongly the amplitude and the shape of the input signal; which is determined
by the combination of amplitudes and timing of each piece of the input piecewise
function, influence the memristance response. The values of amplitude were carefully
chosen such that responses of both HP1 and HP2 models could be displayed together
while maintaining a consistent analysis in terms of amplitude values. It is clear to see
that HP2 follows the same trend of change shape wise as the HP1 model, though
its mechanism of operation takes into account the nonlinear ionic drift; resulting
in nonlinear proportionality to input; more conservative memristance variation near
either end of device, gradually increasing variation towards the middle of the device.
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(a) Excitation current I1 − I2 without DC offset.
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(b) HP1 and HP2 memristance response to excitation current I = I1−I2. HP1 memristor
behaviour is depicted by the blue plot, HP2 behaviour is depicted by the red plot.
Figure 2.24: Excitation current I = I1 − I2 without DC offset and HP1 and HP2
memristors’ response to excitation current.
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2.5.4 Effect of Variation of Device Thickness and Ion Mo-
bility
Recalling eqs. (2.4) and (2.12) the effect of varying physical properties of the mem-
ristor and how that will reflect onto the output of HP1 and HP2 memristors can
be predicted. Figures 2.25 and 2.26 support and allow the visualisation of the
theoretical analysis of the effects of variation of device thickness and ion mobility
respectively.
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Figure 2.25: HP1 and HP2 memristors excited by the trapezoidal excitation current
where A1 = −A2=10 µA without DC offset. Device thickness “D” is varied. Blue bars
show the behaviour of the HP1 model and red bars show HP2 memristor.
In terms of the HP1 model, D2 is inversely proportional to the memristance. Hence,
for a lower value of D, the term on the right hand side of eq. (2.4) becomes more
significant, resulting in larger variance in memristance. This is depicted in Fig-
ure 2.25. This effect can be attributed to the fact that when the device is smaller,
but has the same Ron and Roff values and same ionic mobility, the switching be-
tween two regions of the device occurs faster since the boundary has less distance
to cover. This yields a more readily integrating memristor. This is shown by the
small variation in memristance of 6% for D=20nm, going up to a variation of 45%
from initial value for the smaller device with D=7nm. The inverse proportionality
of D2 to memristance can be observed from these results: for example the difference
between maximum memristance change between two devices where one device is
twice as large as the other (D=10nm and D=20nm) is roughly a factor of 4 with
the smallest device exhibiting more memristance variation.
The effect of variation of D is largely the same for an HP2 memristor. It is more
difficult to deduce this effect simply by looking at the memristance equation due to
its more complex nature. Bearing in mind that λ = µvRon
D2
, the memristance variation
is again inversely related to the square of the device thickness. Since memristance
is proportional to e
λ
∫
i(t)dt
k+eλ
∫
i(t)dt , the effects of neither physical property (D or µv) is as
pronounced as they are on the HP1 memristor output. However, the general trend
in variation of memristance due to thickness value in the modelled by HP2 is the
same. The thickest device where D=20nm, HP2 barely exhibits any memristance
variation from initial memristance corresponding to 0% in Figures 2.25 and 2.26,
yet when thickness is lowered to D=7nm, a variation of 5% from initial value can
be observed.
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Figure 2.26: HP1 and HP2 memristors excited by the trapezoidal excitation current
where A1 = −A2=10 µA without DC offset. Ion mobility of the device ”µv” is varied.
Blue bars show the behaviour of the HP1 model and red bars show HP2 memristor.
Looking at eq. (2.4), the right hand side of the equation is directly proportional to
µv. A larger ion mobility will make this term more dominant and lead to larger
variation in memristance. A larger mobility would translate to faster moving ions
within the device; for the same thickness of device and same values of Ron and Roff ,
the boundary would move faster from one end of the memristor to the other. Thus,
the effect of a larger value of µv is similar to the effect of a smaller value ofD. Bearing
in mind of course that the factor is D2, such that a smaller change in D leads to a
larger variation in the behaviour of the device. Figure 2.26 shows that for an HP1
model, the variation due to µv value is linear: lowest µv = 5×10−15m2s−1V −1 shows
a memristance variation of 11%, the value of µv reported in [2], µv = 10
−14m2s−1V −1
(twice as much as the lowest µv shown here) leads to 22% memristance variance and
the largest µv, twice as much as the standard mobility leads to 44% memristance
variance, clearly demonstrating the linear trend.
The HP2 model reacts to the variation in µv value more conservatively. This is
consistent with the variation of HP2 memristance due to changes in D value. The
overall trend is preserved, seeing as HP2 memristance is proportional to µv as well
even though as explained above, the relationship is considerably different compared
to the HP1 model. The largest µv of 2 × 10−14m2s−1V −1 leads to 4% change from
initial memristance whereas the lowest µv = 5× 10−15m2s−1V −1 barely leads to any
memristance change at all.
2.6 Symbolic Analysis of a Memristor-Capacitor
Circuit
This work was motivated by the simplest model of a neuron, developed by Lapicque
in 1907 [122]. He introduced the integrate-and-fire model by building an electronic
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circuit using a capacitor to model the membrane capacitance and a resistor to
model the membrane leakage. The field of neuroscience has grown immensely since
Lapicque’s modelling effort. However, due to the simplicity of the model, it still
remains useful and prominent to this day [118].
The parallels drawn between the memristor and the biological synapse [20, 29, 110,
124, 125], the simplicity of the integrate-and-fire model and the availability of sym-
bolic models of the memristor motivated an analytical study of the behaviour of a
memristor-capacitor (MC) circuit.
The nonlinear dynamics exhibited by the combination of an HP1 memristor and
capacitor lead to expressions which are not straight forward to solve. In fact, the
symbolic analysis of the voltage driven MC circuit when it is driven by a sinusoidal
voltage could not be solved, this attempt is presented in Appendix B. Therefore,
in order to be able to analyse these complicated relations symbolically, the driving
voltage for the voltage driven MC is a step signal and the driving signal for the
current driven MC is a ramp.
2.6.1 Voltage Driven MC Circuit
The analytical study of a circuit in which the driving signal is a voltage is presented
here. The same circuit was also analysed for a sinusoidal voltage signal, however,
there came a point in the analysis that the expression could not be solved. Therefore,
for the purposes of this study a step function of value E is used to excite the MC
circuit. The schematic of this simple circuit is presented in Figure 2.27.
E C
Vmem
Figure 2.27: The circuit diagram of the voltage driven MC circuit where E is the driving
voltage.
Bearing in mind the expression of the voltage driven voltage and calling the voltage
across the device Vmem, the output current response of the device Imem can be
expressed as:
Imem =
Vmem√
R2o + 2k2
∫
Vmemdt
(2.16)
Imem is also the current which flows through the capacitor which can be expressed
as:
Imem = C
d(E − Vmem)
dt
(2.17)
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Hence, equating the two different expressions of Imem:
C
d(E − Vmem)
dt
=
Vmem√
R2o + 2k2
∫
Vmemdt
(2.18)
The right hand side of eq. (2.18) can also be expressed as:
1
k2
· d
dt
[√
R2o + 2k2
∫
Vmemdt
]
(2.19)
Hence, eq. (2.18) can now be expressed as:
d
dt
[√
R2o + 2k2
∫
Vmemdt+ k2CVmem
]
= 0 (2.20)
Integrating in terms of time gives:√
R2o + 2k2
∫
Vmemdt+ k2CVmem = constant (2.21)
This constant at time t = 0 is Ro + k2CE. Hence:
R2o + 2k2
∫
Vmemdt = (Ro + k2CE − k2CVmem)2 (2.22)
Which after differentiating both sides becomes:
dVmem
dt
=
1
C
Vmem
k2CVmem −Ro − k2CE (2.23)
Integrating both sides, this expression can only be expressed in terms of Vmem for t:
t = k2C
2(Vmem − E)− (RoC + k2C2E) ln
(
Vmem
E
)
(2.24)
The effects of varying the value of the step function, capacitor value, device thickness
and ion mobility have been evaluated to see the effect of including a memristor in this
circuit. The effect of nonlinearity can be observed better in Figures 2.30 and 2.31
where physical parameters of the memristor are varied. The behaviour of the circuit
is compared to the behaviour of the same circuit with a linear resistor in the place
of the memristor in order to better observe the effect of using a memristor. In these
two plots, the capacitor is set to a higher value of 100µF, the transient response of
the circuit is changed due to the capacitor value. Thus, a longer time frame is used.
The value of E is kept as is for all plots, except where the effect of the value of E
is analysed in Figure 2.28. The larger value of C and longer time frame were used
to better observe the effects of varying memristor parameters on the results.
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Figure 2.28: C=100pF, Ro=14.4kΩ, D=10nm, µv = 10
−14m2s−1V −1. Value of E is
varied, Voltage axis is cut short to show the effect of smaller values of E.
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Figure 2.29: E=0.1V, Ro=14.4kΩ, D=10nm, µv = 10
−14m2s−1V −1. Capacitor value is
varied.
The value of the step function corresponds to the initial value of voltage across the
circuit. Figure 2.28 shows how this effects the voltage response over time. The
exponential quality of eq. (2.24) can clearly be observed in this figure. Vmem starts
from the value of E at t = 0 and decreases exponentially in time.
The effect of the variation of the capacitor value is shown in Figure 2.29. The value
of capacitance directly effects the slope of decrease of voltage across the circuit. A
smaller value of capacitance leads to a steeper slope, voltage decreases from E to 0V
almost immediately for a capacitance of 1pF for example, since a smaller capacitor
Chapter 2 Itır Ko¨ymen 87
HP Memristor: Analysis, Dynamics and Analogue Circuits
will discharge more quickly. Where as the larger capacitor of value 1nF, leads to
a slower decrease in voltage. For a simple RC circuit (circuit shown in Figure 2.27
with a linear resistor instead of the memristor), the equation of the voltage across
the circuit would be VR = E · exp
( −t
RC
)
. Bearing this relation in mind, a slower
decay due to larger capacitance is expected, and this is consistent with the transient
response of the circuit with the memristor presented in Figure 2.29.
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Figure 2.30: C=100µF, E=0.1V, Ro=14.4kΩ, µv = 10
−14m2s−1V −1. Thickness D, of
memristor is varied. The black dashed plots show voltage responses of the same circuit
with a linear resistor with values of Ron and Roff .
In order to observe the effect of variation of the thickness of the memristor, the
capacitor value was increased to C=100µF, while E=0.1V. Also, as a frame of ref-
erence, the voltage across the circuit shown in Figure 2.27 but with a linear resistor
of value 14.4kΩ (same as initial memristance Ro) in the place of the memristor is
plotted in Figure 2.30. The voltage across the circuit with the linear resistor can be
expressed as VR = E · exp
( −t
RC
)
. A larger thickness renders a more linear device as
the analysis shows in Section 2.5.4. This is confirmed here as the memristor with a
thickness of 20nm (shown in red), almost completely overlaps with the plot showing
the voltage of the circuit with the linear resistor. The memristor with a smaller
thickness of 7nm however, deviates from the linear resistor plot visibly due to its
more pronounced nonlinear behaviour.
The conditions used for observing the effect of varying device thickness were used
for observing the effect of varying mobility. Figure 2.31 shows the results of this
analysis. A lower mobility leads to more linear behaviour from the memristor as
explained in Section 2.5.4. This is confirmed by the fact that the plot showing the
voltage across the circuit for the memristor with the lowest mobility value (µv =
5 × 10−15m2s−1V −1, shown in green) is the closest to the linear resistor plot. The
memristor with the highest mobility value (µv = 2× 10−14m2s−1V −1, shown in red)
deviates the most from the linear resistor plot.
The symbolic analysis of the voltage driven circuit with a memristor and capacitor
in series is somewhat intricate, demonstrated both by the analysis shown in this
section and also the analysis of the circuit driven by a sinusoidal voltage shown in
Appendix B. The results presented above show the voltage across the circuit. The
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Figure 2.31: C=100µF, E=0.1V, Ro=14.4kΩ, D=10nm. Ion mobility within the mem-
ristor µv is varied. The black dashed plots show voltage responses of the same circuit with
a linear resistor with values of Ron and Roff .
effect of varying the value of the step signal, the capacitor, thickness of the memristor
and the mobility of the memristor are symbolically analysed and presented. The
effect of the memristor in comparison to a linear resistor is particularly clear where
physical parameters of the memristor are varied in Figures 2.30 and 2.31. The results
presented here are consistent with a different and independent study of a voltage
driven MC circuit [126].
2.6.2 Current Driven MC Circuit
The schematic shown in Figure 2.32 shows the set up of the MC circuit where the
memristor in series with capacitor is driven by a current. Where value of Rout would
be typically very large for an ideal current source.
Vmem
Iin Rout C
A
Figure 2.32: The circuit diagram of the current driven MC circuit where Iin is the
driving current
Applying Kirchoff’s Current Law at point A in Figure 2.32:
Iin = Icap + Iout (2.25)
(Iin − Icap)Rout = Icap
[
Ro + k2
∫ t
0
Icap(τ)dτ
]
+
1
C
∫
Icapdt (2.26)
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In eq.(2.26), Iin − Icap = Iout, Icap
[
Ro + k2
∫ t
0
Icap(τ)dτ
]
= Vmem and
1
C
∫
Icapdt =
Vcap.
Letting y = Icap and A =
dIin
dt
and differentiating both sides of eq. (2.26):
ARout −Routy˙ = Roy˙ + k2y˙
∫
ydt+ k2y
2 +
y
C
(2.27)
Rearranging such that
∫
ydt is on its own on one side:∫
ydt =
ARout
k2y˙
− Rout
k2
− Ro
k2
− y
2
y˙
− y
Ck2y˙
(2.28)
Differentiating both sides of eq. (2.28) leads to:
y =
ARout
k2
− y¨
y˙2
− 2yy˙
2 − y2y¨
y˙2
− y˙
2 − yy¨
Ck2y˙2
(2.29)
Eq. (2.29) can also be expressed as:
y¨ + y˙2
[ −3Ck2y − 1
k2Cy2 + y − ARoutC
]
= 0 (2.30)
This equation eq. (2.30) can be solved by using a transformation from Polyanin et.
al. Section 2.9.3-2 [123]: Eq. (2.29) can also be expressed as:
y′′xx + f(y)(y
′
x)
2 + g(y) = 0 (2.31)
Substitution w(y) = (y′x)
2 leads to a first-order linear equation of the form
w′y + 2f(y)w + 2g(y) = 0
Hence:
w′(y) + 2
[ −3Ck2y − 1
k2Cy2 + y − ARoutC
]
w(y) = 0 (2.32)
w(y) =
e
−
2Arctan
 1+2Ck2y√
−1−4ARoutC2k2

√
−1−4ARoutC2k2 (ARoutC − y(1 + Ck2y))3
ARoutC
(2.33)
Bearing in mind w(y) = ˙Icap
2
, The relation presented in eq. (2.33) is basically in
terms of Icap(t), this relation can only be simplified to be expressed as time in terms
of Icap as follows:
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t =
(1 + Ck2y)(ACRout − y(1 + Ck2y))
AC2k2Rout
√√√√√√
e
−
2Arctan
 1+2Ck2y√
−1−4ARoutC2k2

√
−1−4ARoutC2k2 ARoutC−y(1+Ck2y)3
ARoutC3(Rint+Rout)2
(2.34)
In order to attain eq. (2.34), eq. (2.33) is integrated twice, integration constants are
taken into account.
The analysis of the same schematic but with a linear resistor in the place of the
memristor is as follows:
Vout = VR + Vcap (2.35)
Where VR is the voltage across linear resistor. Eq. (2.35) can be expressed in terms
of currents as:
(Iin − Icap)Rout = IcapR + 1
C
∫ t
0
Icapdt (2.36)
Differentiating both sides of eq. (2.36) and letting A = dIin
dt
Rout:
Icap(t) = ARoutC
(
1− e −tC(R+Rout)
)
(2.37)
The symbolic analysis of the current driven MC circuit renders a complex expression.
It is difficult to be able to predict the effect of parameters on the current response
simply by looking at eq. (2.34). Figures 2.33a, 2.33b and 2.34a to 2.34c show the
effects of varying the output resistance of the current source, capacitor value, the
slope of the current input and memristor thickness and ion mobility within the
memristor. In these figures, the blue plot shows the standard plot where dIin
dt
=1,
Rout=100MΩ, C=1µF and D=10nm, µv = 10
−14m2s−1V −1. The black dashed lines
depict the behaviour of the circuit with a linear resistor of value R=14.4kΩ in
the place of the memristor in the schematic shown in Figure 2.32, where dIin
dt
=1,
Rout=100MΩ and C=1µF.
The current input is a rather large ramp, the value was chosen for the sake of seeing
the effect of the memristor nonlinearity upon the circuit. It was also taken into
account that a ramp of this size (1A/s) would quickly push the memristor into
active mode, therefore time frames were kept small. However, it was noticed that,
where the current through the MC circuit, Icap, deviates from the current generated
by the circuit with the linear resistor, is in fact where the memristor enters active
mode. Meaning that it exhibits negative memristance, the hysteresis loops move into
the 2nd and 4th quadrants. As mentioned previously, this type of behaviour is not
a physical reality, correct operation of the memristor is passive. While the results
of this symbolic analysis is presented in this section for the sake of completeness, it
should be noted that operation of the memristor in active mode is avoided in this
thesis with the exception of this section to ensure that memristors operate passively
for correct functionality.
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The form of the current input is particularly important due to the symbolic nature
of this analysis, seeing as the expression relating time to Icap will be undefined for
a periodic signal or for a signal with a time derivative of zero. With a smaller
ramp, shorter time frame, or larger Rout and capacitor values, the current response
remains linear and the effect of having a memristor in the circuit instead of a linear
resistor is not apparent. It should be noted that even though the memristor is
in active mode, the overall trends observed in this analysis is still consistent with
analysis from Sections 2.5.4 and 2.6.1. Higher values of mobility and lower values of
device thickness lead to increasingly more nonlinear (and eventually active mode)
behaviour from the memristor.
The effects of varying circuit and device parameters can be summarised in the fol-
lowing paragraphs.
Varying the value of Rout has shown that, larger values of Rout dominate and the
effect of the memristor upon the current response of the circuit becomes negligible.
This is clearly seen in Figure 2.33a where the red plot showing the largest value of
Rout=10GΩ, results in the most similar behaviour to the current through a circuit
with a linear resistor instead of a memristor.
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(a) Where dIindt =1, C=1µF, Ro = 14.4kΩ, D=10nm, µv = 10
−14m2s−1V −1. Rout is varied.
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Figure 2.33: Plots showing the current through the current driven MC circuit where
Rout and capacitor value are varied. The dashed black plot showing the behaviour of the
circuit with a linear resistor is generated by the standard values in all figures.
Varying the value of the capacitor leads to a shift in the behaviour of the current
response along the y-axis. Current through the circuit does not have a defined value
for low values of current within this time frame. Figure 2.33b shows that larger
values of capacitance such as the standard value used C=1µF, lead to more linear
behaviour for longer.
As mentioned previously, the nature of the relationship shown in eq. (2.34) mean that
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(c) Where dIindt =1, Rout=100MΩ, C=1µF Ro = 14.4kΩ, D=10nm. Ion mobility within
the device, µv is varied.
Figure 2.34: Plots showing the current through the current driven MC circuit where
slope of input current ramp, D and µv are varied. The dashed black plot showing the
behaviour of the circuit with a linear resistor is generated by the standard values in all
figures.
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current cannot be “0” at any time, or time in terms of current becomes undefined.
As can be predicted with the prior analysis in this chapter in mind, a large current
ramp will drive memristor into active region faster than a smaller ramp. This is
shown in Figure 2.34a.
The thickness of the device is a key factor in determining how readily it exhibits
nonlinear behaviour. Figure 2.34b confirms the analysis presented in Section 2.5.4.
Bearing in mind the black dashed plot shows the behaviour of the same circuit but
with a linear resistor instead of a memristor, the current through the circuit with
the memristor with D=20nm, displays behaviour considerably similar to the dashed
plot. The smaller the device, the more the behaviour of the current deviates from
the plot generated by the circuit with the linear resistor, and higher the likelihood
of the device becoming active.
The ion mobility also has a direct effect on the behaviour of the memristor. If the
mobility is low, the memristor will behave more like a linear resistor. Figure 2.34c
depicts this clearly: the lowest mobility shown in green, leads to a current response
much more similar to the current through the circuit with the linear resistor, whereas
a high mobility, shown in red deviates significantly from the black dashed plot and
the device enters active mode quicker.
This section has shown the symbolic analysis of a current driven MC circuit. The
current input is limited to a ramp due to the nature of the complex relation shown
in eq. (2.34). This leads to the memristor being driven into active region readily.
While the device being active is undesired, this section still succeeds in confirming
previous analysis. Factors leading to more prominent integration or larger variance
in memristance over time are the same factors that drive the device into active mode.
2.7 Discussion
The motivation behind the work presented in this chapter was to fully understand
and study memristance. HP’s memristor models were used to carry out the analysis.
A piecewise excitation signal was used to study the effect of timing, amplitudes and
various different shapes of inputs upon memristance. The differences between the
HP1 and HP2 models are also presented. Finally, a symbolic analysis of voltage
and current driven circuits with a serially connected memristor and capacitor is
presented.
The use of a piecewise excitation signal in the form of a trapezoid meant that the
effect of each and every part of the trapezoid upon memristance could be studied.
This means that the timing of the signal, the amplitude values, the gradient of slopes
could all be studied to gain an inherent understanding of memristance response.
This has also shed light onto understanding the difference between the two HP
models. HP1 assumes linear drift and is unbound and therefore, for input signals
with low frequencies, high values of amplitude and/or offset can present negative
memristance, or overshoot Roff which is not a physical reality. The HP2 model takes
into account the nonlinearities of dopant drift and is bound to the values of Ron and
Roff . This means that under extreme conditions of low frequency, high amplitudes
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and/or offset, the memristance will saturate and will tend to either Ron or Roff . The
effect of nonlinear drift also means that memristance variation is more conservative,
particularly near the edges of the device, compared to a memristor modelled by
HP1. It should be noted that for the voltage driven HP1 case, memristance will
not become negative seeing as the expression involves a square root as shown in
eq. (2.14).
The piecewise excitation signal has been modified into various forms, including tri-
angular waves, exponential spikes and pulses of many variations. The effect of offset
on memristance has also been shown. These studies have yielded results which
display the change of shape in memristance according to input, the slope of mem-
ristance according to offset or mean value of input signal and the overall variation
from initial memristance. The effect of the inherent integration in these models
were understood. It was observed that the HP1 and HP2 models exhibit memris-
tance responses with the same overall shape to identical signals; however, due to the
dynamics of the HP2 model, its overall variance is more conservative.
The physical parameters, device thickness and ion mobility of the memristor have
also been varied to observe their effects on memristance variation. It was seen that a
memristor with smaller thickness leads to larger variation and a higher mobility also
leads to larger variation in memristance. These effects were much more pronounced
in the HP1 model of the memristor.
A symbolic analysis of voltage and current driven circuits with an HP1 memristor
connected serially to a capacitor is also presented. This analysis was motivated by
the fact that the simplest model of the neuron is an RC circuit. The complexity
of the mathematical equations limited the inputs to a step signal for the voltage
and a ramp for the current. The results give a feel of the nonlinearity added by the
memristor. It is also important to bear in mind that an offset such as the input
applied to the voltage driven MC circuit will drive the memristance to saturation or
into active mode for the current driven MC (negative memristance); therefore, value
of excitation signal and length of time frame were selected mindfully. The behaviour
of a linear resistor in the same circuit is taken as reference to gain an understanding
of the effect of the memristor.
This chapter offers a comprehensive study of the HP1 and HP2 models of the mem-
ristor. The limitations of the HP1 model is understood. Variation of memristance
due to different device parameters and various forms of excitation signals; including
timing, amplitude magnitude and polarity is analysed.
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Chapter 3
Skeleton Integrator Circuit Using
a Current Driven HP1 Memristor
3.1 Introduction
This chapter details an analogue, weak inversion, current mode integrator circuit
which exploits the inherent integration of the CMOS compatible memristor. The
use of memristors offers a more power and area efficient alternative to existing
capacitor-based integrators.
Throughout this chapter the HP1 model of the memristor is used. The circuit is
simulated in Cadence Virtuoso Platform, where the memristor block is defined by
Verilog-A code. By applying the correct value of current at various frequencies,
the memristor remains in the passive region and exhibits hysteresis which indicates
that the circuit integrates. In order to process the memristive behaviour and attain
a sinusoidal output governing the integration characteristic, several circuit blocks
have been utilised: an Operational Transconductance Amplifier (OTA) to enable
the voltage output of the current driven memristor to be processed in the current
mode circuit, Geometric Mean Splitter (GMS) such that all inputs to the translinear
blocks are positive with as little factors influencing the final output of the circuit,
and finally the translinear blocks to process the signals.
The memristor operation and circuit blocks mentioned above will be described in
detail. The conditions for correct operation will be explored. Results of the simula-
tions confirming integration will be presented as well as the implications of varying
memristor characteristics on circuit behaviour.
Aside from being an area and power efficient alternative to existing capacitor based
integrator circuits, the memristor-based integrator demonstrated here can be useful
for bio-inspired circuits to emulate the function of the synapse. Some examples are
circuits implementing the Integrate and Fire or Spike-Timing-Dependent-Plasticity
learning algorithms whose operation is based on integrators.
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3.2 The Current Mode Approach and Translinear
Principle
Translinear blocks were used in this circuit to process the memristive behaviour. It
is important to give a brief overview of the translinear principle (coined by Gilbert
[127]) at this point in order to clarify how this circuit was designed and why weak
inversion, current mode operation is preferred.
Gilbert, originally formulated the translinear principle for bipolar transistors [127].
A translinear element’s transconductance is linearly related to the current flowing
through it, or put in a different way, the current is exponentially dependent on the
controlling voltage. For example, p-n junction diodes, bipolar transistors and MOS
transistors in weak inversion are all translinear elements.
A MOS transistor is deemed subthreshold or in weak inversion when the voltage at
its gate is smaller than the threshold voltage, but larger than the critical flatband
voltage. In this region, the drain current is exponentially dependent on the control-
ling voltage which is the potential difference between the channel surface potential
ψs and the potential source VS and/or drain VD. This can be expressed by:
ID =
W
L
IDo exp
(
ψs − VSB
UT
)(
1− exp
(
−VDS
UT
))
(3.1)
Where W and L are width and length of the transistor respectively, UT is the thermal
voltage and IDo is the leakage current which depends on device parameters.
The relationship between the voltage at bulk VB, voltage at gate VG and surface
potential ψs can be depicted and clarified by a simple capacitive divider model of
the NMOS device [128], shown in Figure 3.1. The surface of the device extends
between the two capacitors here, the gate oxide capacitance Cox between the gate
terminal and the surface of the semiconductor and the depletion layer capacitance
Cdep, between the surface of the semiconductor and the substrate. The current be-
tween drain and source is determined by the difference between ψs and the potential
at the source terminal. The surface potential ψs is determined by the voltage across
the bulk and gate terminals, through the capacitive divider shown in Figure 3.1.
Thus ψs can be expressed as:
ψs =
Cox
Cox + Cdep
vGB = κVGB (3.2)
When VDS ≥ 4UT , the right most part of eq. (3.1) becomes negligible, making ID
mostly dependent on gate and source voltages. Thus, eq. (3.1) can be rearranged as
follows:
ID =
W
L
IDo exp
(
(1− κ)VBS
UT
)
exp
(
κVGS
UT
)
(3.3)
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Figure 3.1: 3.1a Symbol of an NMOS transistor. 3.1b Capacitive divider model of NMOS
transistor to show how ψs is determined.
The bulk and source are typically shorted in order to avoid nonidealities in the
tranlinear properties of MOS transistors [128]. This further simplifies eq. (3.1)
which is widely used.
ID =
W
L
IDo exp
(
VGS
nUT
)
(3.4)
Where n = 1
κ
is the slope factor, typically between 1 and 2. Hence, transconductance
of the device can be expressed as:
gm =
∂ID
∂VGS
∣∣∣∣
VB ,VS=constant
=
ID
nUT
(3.5)
As seen in eq. (3.4), ID is exponentially dependent on the controlling voltage and
transconductance, as shown in eq. (3.5) is linearly dependent on ID. As mentioned
above this means that the MOS transistor in weak inversion is in fact a translinear
element.
The translinear principle is summarised by Gilbert [127] as follows: In a closed
loop containing an equal number of oppositely connected translinear elements, the
product of the current densities in the elements connected clockwise (CW) direction
is equal to the corresponding product for elements connected in the counter clockwise
(CCW) direction.
As explained above, the current in translinear elements is exponentially dependent
on the voltage which implies that summing voltages around the loop is equivalent
to taking the product of the currents. This can be demonstrated simply with a
translinear loop consisting of pn junction diodes shown in Figure 3.2. Diode current
can be expressed as:
I = Is
(
exp
(
VD
nUT
)
− 1
)
(3.6)
Where Is is the reverse saturation current. This equation can be rearranged to sum
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the voltages around the loop as:∑
i=1,2
VD,CW =
∑
i=3,4
VD,CCW (3.7)
This summation leads to the elegant relation which can simply be attained by the
translinear principle shown in eq. (3.8).
∏
CCW
J =
∏
CW
J ⇒ J1J2 = J3J4 (3.8)
J1
J2
J3
J4
A B
CD
Figure 3.2: Translinear loop consisting of p-n junctions. Adapted from [127].
The overlap between the analysis of the diodes and MOS transistors in weak inver-
sion is clear from eqs. (3.4) and (3.6). For translinear loops of MOS transistors to
abide by the translinear principle, equal numbers of PMOS and NMOS devices must
exist in CW and CCW directions, all devices must have the same leakage current
IDo and thermal voltage UT of each device must be equal. Sizes of devices can vary
but in cases where devices are not identical, the difference has to be factored into
the translinear principle expression. Different configurations of translinear elements
facilitate the design of analogue circuits which can carry out complex computations
in the current domain such as multipliers, dividers, squarers, geometry correction
systems [127, 128].
The above summary of the significance of MOS devices in weak inversion for the
translinear principle and the description of the basic translinear principle is intended
to give a background for the circuit blocks utilised in this chapter. Current mode
operation allows voltage swings to be kept to very low values (a few UT ) which leads
to low dynamic power dissipation and supply noise. The smaller voltage swings
also keep the current dissipation (charging/discharging parasitic capacitances) to a
minimum, thus low values of current can be used within circuits. Current mode
systems can function over wide dynamic ranges. This is especially significant for
neuromorphic circuit applications in which systems receive input from real world
environments [129]. This is of particular interest for circuits involving memristors
due to the suitability of memristors to biological, neuromorphic applications.
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3.3 The Memristor Model
The memristor’s innate integration property is exploited to create a current-input
current-output integrator. The Verilog-A model of the HP memristor [2] in the
simulated circuit, expresses the voltage across the current driven memristor as
Vmem =
[
Roff + (Ron −Roff ) µvRon
D2
∫
Iin(t)dt
]
Iin(t) (3.9)
Equation 3.9 can also be expressed as follows for convenience:
Vmem =
[
Ro + k2
∫
Iin(t)dt
]
Iin(t) (3.10)
The pinched hysteresis loop has been called the fingerprint of a memristor [6]. Fig-
ure 3.3 shows hysteresis loops exhibited by the Verilog-A memristor model at dif-
ferent frequencies, clearly displaying the tendency of the memristor to:
(a) Move into the active regime (moving into 2nd and 4th quadrants) for lower
frequencies (green plot),
(b) Behave as a linear resistor for higher frequencies (red plot).
The blue plot displays an ideal hysteresis loop, where memristor is both passive
and hysteretic. This is the region where the memristor must remain for correct
integration. This mode of operation is provided by the correct combination of input
amplitude and frequency.
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Figure 3.3: Hysteresis loops from memristor model at annotated frequencies where
Iin=3nA
The memristor modelled by Verilog-A is faithful to the HP model in terms of the
expression from eq. (3.10). The values used for the physical properties have been
altered in order to produce a more realistic circuit, such that driving currents can
be kept low as required by weak inversion, current mode operation and passive,
hysteretic memristive dynamics can be achieved simultaneously. Ro is determined
in the same way as explained in Chapter 2 and w(t = 0) is taken as 0.1 in the work
Chapter 3 Itır Ko¨ymen 101
HP Memristor: Analysis, Dynamics and Analogue Circuits
0 5 10 15 20
−3
−2
−1
0
1
2
3
Time (s)
−3
−2
−1
0
1
2
3
I in
 (n
A)
V
m
em
 (m
V)
Figure 3.4: Iin Amplitude=3nA, Frequency=100mHz shown by the black plot, Vmem
shown by the grey plot. Note the slanted sinusoidal shape of Vmem caused by passive
memristance.
Physical Property Value
D (device thickness) 14nm
µv (dopant mobility) 10
−12m2s−1V −1
Ron 10kΩ
Roff 1.6MΩ
Table 3.1: Showing physical properties of the memristor model used in this circuit
presented in this chapter too. Table 3.1 shows the device properties used for the
purposes of the following analysis.
Figure 3.4 shows the behaviour of the described memristor. The voltage Vmem across
the memristor, expressed by eq. (3.10) exhibits the characteristic slanted sinusoid
behaviour induced by the integration property of the memristor.
3.4 The Circuit
The overall operation of the integrator circuit and the blocks which it consists of
are described in this section. The current driven memristor, OTA, geometric mean
splitters, and the translinear blocks are all outlined comprehensively. The conditions
for correct operation and the subtleties of each block are explored. The schematic
of the full circuit can be seen in Appendix D.
3.4.1 Operation
As mentioned above, the integrator makes use of the memristor’s innate integration
ability. A sinusoidal input current with zero DC offset is fed into the memristor.
The voltage across the memristor (Vmem) plotted against Iin produces the hysteresis
loops in Figure 3.3 (where results presented in this work are concerned, hysteresis
similar to the blue plot is generated) and is expressed as shown in eq. (3.10). Vmem
is then used to produce an output current governing the integral of Iin as shown in
eq. (3.11).
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Iout = Iogm(Ro + k2
∫
Iin(t)dt) (3.11)
The block diagram in Figure 3.5 shows a simplified overview of the circuit opera-
tion. Firstly, Vmem is fed into a degenerated operational transconductance amplifier
(OTA). The OTA is necessary since the memristive response of a current driven
memristor is a voltage and translinear blocks operate in current mode, through the
use of an OTA this memristive output can be processed. The output from the OTA
is fed into a Geometric Mean Splitter in order to split it into two positive halves,
since translinear circuits can only operate with positive currents. For consistency of
the mathematical operation within the circuit Iin is fed through an identical splitter.
Split gmVmem and Iin are both processed by translinear circuits: respecting the form
of Vmem in particular, so that integration is not lost along the way. Output current
is expressed in eq. (3.11).
Io gm (Ro+k2 Iin(t)dt)∫
Iin
gmVmemVmemIin Geometric 
Mean Splitter
Geometric 
Mean Splitter
Translinear
Blocks
gm
Figure 3.5: Block Diagram of Integrator Circuit
3.4.2 Blocks
Current Driven Memristor
The memristor is driven with a sinusoidal zero DC current as shown in Figure 3.6.
As explained in Section 3.3, it is paramount that memristor remains in the passive
region. The behaviour of the device defined by the HP1 model (eq. (3.10)), becomes
physically unrealistic if it has moved into the 2nd and 4th quadrants (i.e. become
active).
The HP1 memristor can move into the active regime if the input amplitude is kept
the same, but input frequency is lowered, in this case the device will exhibit a hys-
teresis loop similar to the green plot from Figure 3.3 or potentially move further out
of the passive regime. In order to avoid this, when the frequency was being varied to
generate the frequency response of the integrator circuit, the input amplitude was
lowered by the same ratio of the input frequency. For example, a passive hysteretic
memristive behaviour was achieved, as shown in the blue plot in Figure 3.3, for
an amplitude of 3nA and a frequency of 100mHz. Then to simulate the Iout for a
frequency of 10mHz, amplitude is set to 300pA. The memristance variation result-
ing from such frequency-amplitude scaling is demonstrated in Figure 3.7. Period of
memristance is clearly determined by the input frequency. Even though lower am-
plitudes are applied for lower frequencies, overall memristance variation (maximum
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Iin
gmVmem
Figure 3.6: Current Driven Memristor and OTA
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Figure 3.7: Memristance variation at different input frequencies and scaled input am-
plitudes: Red plot Iin amplitude= 750pA, Blue plot Iin amplitude= 3nA, Green plot Iin
amplitude= 7.5nA
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and minimum values) remains the same. This is the principle of the integration in
this circuit, a more or less constant Iout is generated for directly proportional values
of input amplitude and frequency. As such unwanted erroneous results are avoided.
Operational Transconductance Amplifier
A subthreshold differential pair operational transconductance amplifier (OTA) with
degeneration, which operates with low voltage and power is used in this circuit as
shown in Figure 3.8.
Itail
1:1
1:1
I2
I1
IOTA
1:1VDD
Vmem Vcommon
I1 I2
Vcommon+
Figure 3.8: OTA schematic with (W/L)PMOS=200µm/1µm (current mirrors),
(W/L)NMOS=100µm/1µm, Itail=40nA.
The basic differential pair consists of two identical NMOS transistors, two diode
connected NMOS transistors and the current source Itail. The differential input
voltage here is Vmem − Vcommon where Vcommon is a constant value, 1V in this case.
The voltages within the circuit can be expressed as:
Vmem + Vcommon − 2nUT ln
(
I1
IDo(
W
L
)
)
+ 2nUT ln
(
I2
IDo(
W
L
)
)
− Vcommon = 0 (3.12)
From this it can be deduced that:
I1
I2
= exp
(
Vmem
2nUT
)
(3.13)
Where:
I1 + I2 = Itail (3.14)
From eq. (3.13) I1 = I2 · exp
(
Vmem
2nUT
)
and bearing eq. (3.14) in mind, these relations
can be rearranged to be expressed in terms of Itail as shown by eq. (3.15):
I1
Itail
=
exp
(
Vmem
2nUT
)
1 + exp
(
Vmem
2nUT
) (3.15)
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Thus, currents I1 and I2 can be expressed only in terms of Vmem and Itail as shown
by eqs. (3.16) and (3.17) respectively:
I1 =
exp
(
Vmem
2nUT
)
1 + exp
(
Vmem
2nUT
)Itail = exp
(
Vmem
2·(2nUT )
)
exp
(
−Vmem
2·(2nUT )
)
+ exp
(
Vmem
2·(2nUT )
)Itail (3.16)
I2 =
1
1 + exp
(
Vmem
2nUT
)Itail = exp
(
−Vmem
2·(2nUT )
)
exp
(
−Vmem
2·(2nUT )
)
+ exp
(
Vmem
2·(2nUT )
)Itail (3.17)
Through linearisation (ex ' 1 + x) [130] they become:
I1 '
1 +
(
Vmem
4nUT
)
1−
(
Vmem
4nUT
)
+ 1 +
(
Vmem
4nUT
)Itail (3.18)
I2 '
1−
(
Vmem
4nUT
)
1−
(
Vmem
4nUT
)
+ 1 +
(
Vmem
4nUT
)Itail (3.19)
The differential output current can be expressed as IOTA = I1 − I2, which using
eqs. (3.18) and (3.19) to compute the subtraction leads to the expression:
I1 − I2 = Itail
4nUT
· Vmem (3.20)
The constant transconductance can be expressed as: gm =
Itail
4nUT
. The main aim here
is to create a current which governs the memristive integration which is exhibited
by Vmem prior to the OTA stage. Hence the current produced by the OTA, IOTA,
can also be expressed as:
IOTA = gmVmem (3.21)
For convenience and clarity; IOTA will be referred to as gmVmem.
Geometric Mean Splitters
The geometric mean splitter (GMS) splits a sinusoidal bipolar signal into two pos-
itive only signals. These positive only signals both sit on a non-zero DC current,
Ibias. Unipolar, positive only currents are required because of the translinear circuits
which are used to process these signals later on.
The GMS is a commonly used current splitter for its superior performance; the
introduction of a constant geometric mean to the current splitter in the form of a
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DC current, Ibias offers a more robust operation by eliminating problems such as
distortion (at zero crossing) or turn-on delay [131]. Effectively, the split currents
IinU (positive half of Iin) and IinL (negative half of Iin), never reach 0, they settle
on this Ibias. The relation of IinU and IinL to their constant geometric mean Ibias is
shown in eq. (3.22).
I2bias = IinUIinL (3.22)
Thus the two split currents can be expressed as shown in eq. (3.23):
IinU,L =
1
2
(√
4I2bias + I
2
in ± Iin
)
(3.23)
The split currents expressed in eq. (3.23) are shown in table 3.2 with relation to
the variation of the complete input signal Iin. The table summarises the operation
of the GMS and how the variation or polarity of Iin reflects on the generated split
currents IinU and IinL.
IinL =
1
2
(√
4I2bias + I
2
in − Iin
) When Iin , IinL → 0
Iin → 0, IinL → Ibias
Iin = −|Iin| & |Iin| , IinL ' |Iin|
IinU =
1
2
(√
4I2bias + I
2
in + Iin
) When Iin , IinU → Iin
Iin → 0, IinU → Ibias
Iin = −|Iin| & |Iin| , IinU → 0
Table 3.2: Splitter currents IinU and IinL at various points along the whole input signal
Iin. Adapted from [131].
Two separate GMS circuits were used as shown in Figure 3.9, where Figure 3.9a
depicts the input splitter and Figure 3.9b the OTA output splitter. It is important
to match the upper half of Vmem to the upper half of Iin and similarly for the lower
halves. This detail might have been insignificant where two perfect sinusoidal signals
were concerned; however, the memristive output Vmem governing the integration is
slightly slanted to the left and it is important to maintain the original shape of the
signal for a consistent and meticulous analysis.
For the purposes of the work described in this chapter, ultimately the two halves of
each signal (Iin and gmVmem) are reconstructed such that the geometric mean Ibias
values are cancelled out. Generally speaking, Ibias can be set to very small values
such that it becomes arbitrary. In this application, it was noticed that Ibias becomes
exceptionally significant for where gmVmem is concerned. In order for memristive
behaviour to be observed fully, the signal cannot be cut short. Signals Iin and
gmVmem must coincide exactly such that when they are processed
gmVmem
Iin
, the point
where gmVmem would cross 0 in the complete bipolar signal, is divided by the point
Iin would cross 0. Due to the nature of the signals and the significance of the
integration governed by gmVmem, if this correlation doesn’t occur, the results can
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Ibias1 Ibias1
VDD
Iin
IinL IinU
(a) Iin Splitter
gmVmem
VDD
Ibias2 Ibias2
(gmVmem)L
(gmVmem)U
(b) gmVmem Splitter
Figure 3.9: Geometric Mean Splitters with (W/L)PMOS=100µm/1µm.
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become unreliable. Therefore, the values of Ibias1 and Ibias2 were carefully determined
to allow the memristive behaviour of gmVmem to be processed fully. When analysing
the integrating properties of the circuit, the output was observed for different values
of Iin. The values of Ibias1 and Ibias2 were varied along with Iin due to the sensitivity
of the signals described here. Table 3.3 shows values of Ibias1 and Ibias2 for different
input frequencies and Iin values.
Iin Frequency Iin Amplitude Ibias1 Ibias2
1mHz 30pA 22.5pA 20pA
10mHz 300pA 225pA 200pA
100mHz 3nA 2.25nA 2nA
1Hz 30nA 22.5nA 20nA
Table 3.3: Where Ibias1 and Ibias2 are bias currents of the splitters for Iin and gmVmem
respectively
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(a) Split Iin: IinU and IinL
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(b) Split gmVmem: gmVmemU and gmVmemL
Figure 3.10: Split currents for Iin Amplitude=3nA, Iin Frequency=100mHz,
Ibias1=2.25nA and Ibias2=2nA
Figure 3.10 shows the split waveforms generated by the GMS. Ibias2 was kept high,
to allow gmVmem to run its full course. Ibias1 is higher than a DC current which
would lead to constant troughs (at Ibias1). This is to ensure that the two signals are
aligned well with corresponding zero crossing points.
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Translinear Blocks
There are several translinear blocks within the circuit, used for processing the sig-
nals. The circuit shown in Figure 3.11 is the first translinear block. The means of
operation of this particular circuit is as follows:
Io1gmVmemU,L = IinU,LIoutU,L (3.24)
Hence:
IoutU,L =
Io1gmVmemU,L
IinU,L
(3.25)
VDD
gmVmemU,L
IinU,L
Io
Io1gmVmemU,L
IinU,L
Figure 3.11: First translinear multiplier for processing upper and lower halves
of Iin and gmVmem, where Io1=4nA is a DC biasing current. Device dimensions:
(W/L)PMOS=200µm/1µm.
Using identical translinear loops, same operation is carried out for the “upper” and
“lower” half of the two signals. At this point combining the two signals (IoutU −
IoutL) would construct an output current governing the integration. However, it was
observed that following the division, Ibias1 and Ibias2 values dominated the resulting
waveforms. Due to the form of the split signals, the current values which the split
halves of Iin and gmVmem tended towards are quite low. Following the division,
the troughs of the split signals became peaks, i.e. the peaks in the output were not
gmVmemU,L
IinU,L
. While these peaks carry the property of integration as seen in Figure 3.10
and eq. (3.23), they also possess the characteristics of the GMS operation. The
output which we aimed to attain is much simpler.
To overcome this error, both signals are inverted separately, using another pair
of translinear blocks shown in Figure 3.12. Here, correctly corresponding peaks are
achieved. Except this time they are
IinU,L
gmVmemU,L
, the integration is in the denominator.
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VDD
Io flip1
Io flip1
gmVmemU,L
IinU,L
gmVmemU,L
I'o IinU,L
Io1
Figure 3.12: Second translinear multiplier for inverting upper and lower halves of Iin and
gmVmem where I
′
o =
I2oflip1
Io1
, Ioflip1=5nA. Device dimensions: (W/L)PMOS=200µm/1µm.
In order to create an output governing the integration, this response has to be
inverted again and the halves need to be combined such that we have a full signal.
The final translinear block, shown in Figure 3.13, pushes the now combined halves
of the signal up to a positive DC current, Ioflip2 (200nA), such that the signal is
all positive and can be processed by the translinear block thus be inverted without
distortion. The output, I ′out of the circuit in Figure 3.13 is basically the final Iout
expressed in eq. (3.11) varying around the large DC current Ioflip2. The relationship
between Iout and I
′
out can be expressed as:
Iout = I
′
out − Ioflip2 (3.26)
The operation of the final translinear block can be summarised mathematically as
follows:
I2oflip2 =
(
Ioflip2 + I
′
o
(
IinU
gmVmemU
− IinL
gmVmemL
))
I ′out (3.27)
Where:
IinU
gmVmemU
− IinL
gmVmemL
=
IinU
gm[Ro + k2
∫
(IinU − IinL)dt][IinU − IinL] −
IinL
gm[Ro + k2
∫
(IinU − IinL)dt][IinU − IinL]
(3.28)
=
1
gm[Ro + k2
∫
(IinU − IinL)dt] (3.29)
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VDD
Io flip2
Io flip2
gmVmemU
IinU
gmVmemL
IinL-Io flip2+
I'out
Figure 3.13: Final translinear multiplier for processing Iin and gmVmem and
inverting for the last time to attain Iout. Ioflip2=200nA. Device dimensions:
(W/L)PMOS=200µm/1µm.
Thus:
IinU
gmVmemU
− IinL
gmVmemL
=
1
gm[Ro + k2
∫
(Iin)dt]
(3.30)
In eq. (3.28) the half signal corresponding to the upper half IinU and VmemU is
comprised predominantly of IinU but there is an element of the lower half and IinU 
IinL, vice versa for the lower half. This can be seen in the analysis regarding the
GMS in Table 3.2.
Going back to eq. (3.27), if we let gm[Ro + k2
∫
(Iin)dt] = x:
I ′out =
I2oflip2
Ioflip2 +
I′o
x
=
I2oflip2 · x
I ′o + Ioflip2x
(3.31)
Where I
′
o
x
 Ioflip2, which is the case here:
I2oflip2x
I ′o + Ioflip2x
' I2oflip2 · x (3.32)
The output of this final translinear block is a sinusoidal current varying around
Ioflip2. This current I
′
out can be expressed as:
Iout′ = Ioflip2 +
I2oflip2
I2oflip1
Io1gm(Ro + k2
∫
Iin(t)dt) (3.33)
If we set all the DC biasing currents in eq. (3.33) to Io such that Io =
I2oflip2
I2oflip1
Io1 we
get Iout = Iogm(Ro + k2
∫
Iin(t)dt) as shown in eq.(3.11).
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The values of these bias currents within the translinear circuits Io1, Ioflip1 and Ioflip2
have been optimised such that Iout exhibits a sinusoidal form as opposed to the
slanted sinusoidal output generated by a memristor. All of these DC currents are
kept constant through out the analysis (even though Iin, Ibias1 and Ibias1 are varied
with frequency) to ensure that the variation of Iout is solely dependent on input
amplitude and frequency.
3.5 Simulation Results
The current driven HP1 memristor integrator circuit was simulated using Cadence
Spectre with 0.35µm AMS Transistor Models. The transient responses show the
sinusoidal form of the integrator output and outline the trend of the ratio between
Iout and Iin at different input frequencies. Lower Iin amplitude and frequencies
render Iout with roughly the same amplitude due to the memristive quality of the
output.
The frequency response shows the charecteristic -20dB/decade slope of an integrator
over 4 decades. The effect of varying device thickness, mobility and values of Ron
and Roff on integration is also shown.
The overall power consumption of the circuit is between 2.87µW and 3.92µW de-
pending on the amplitude of the input signal (and the frequency).
3.5.1 Transient Responses for 0.35µm AMS Transistor Mod-
els
The amplitude and frequency of the input have been varied to observe how memris-
tive integration manifests itself in the output. In order to make sure the memristor
operates within the passive regime for the whole analysis, where frequency is low-
ered, amplitude is lowered accordingly. Figure 3.14 shows Iout for various different
input currents, bearing in mind Iout is expressed as shown in eq. (3.11). For lower
input frequencies, ratio of Iout to Iin becomes larger due to integration. Since, Iin is
scaled according to the frequency; amplitude of Iout remains roughly the same value
for the different frequencies. This is consistent with the memristance variation pre-
sented in Figure 3.7, where maximum and minimum values of memristance is the
same for different input currents and time taken to reach the minimum memristance
is determined by input frequency.
The values of Iin amplitude and frequency used to generate plots in Figure 3.14 are
slightly lower than that of the values used for the gain analysis. This is mainly for
illustrative purposes. These lower values result in Iout responses of clean-cut sinu-
soidal waves where as with larger input values Iout tends to be more slanted, similar
to the plot of Vmem depicted in Figure 3.4. In fact, this can also be observed slightly
in Figure 3.14c, the Iout generated by Iin with lower amplitude and frequency is also
centred at a negative DC current -0.95nA. This can be attributed to the significantly
smaller input value leading to biasing currents, particularly in the translinear blocks
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(a) Iin Amplitude= 10nA, Iin Frequency= 1Hz
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Figure 3.14: Transient Simulation Responses showing Iin and Iout: Line showing Iin is
blue in all plots. Three plots are shown for 3 decades of operating frequency 1Hz, 100mHz
and 10mHz. The Iin amplitude is adjusted and lowered by the same factor as the frequency
in order to keep the memristor in the passive region.
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having a more significant effect on the signals. It should however be stressed that
while the Iin amplitude, the memristor is still in hysteresis and as seen in the plots
clearly exhibits integration.
The integration is clearly reflected in the growing amplitude of Iout with relation to
the Iin. The input amplitude and frequency and the bias currents of the splitters
must be fine tuned in order to achieve intended operation. The behaviour of the
memristor must be monitored closely to make sure it is operating in the correct
mode. When these requirements are fulfilled, the circuit works as an integrator by
employing the memristor’s integration property.
3.5.2 Frequency Responses for 0.35µm AMS Transistor Mod-
els
Gain of the integrator is calculated using the standard equation: Gain=20log
(
Iout
Iin
)
and over a range of frequencies demonstrates -20 dB/decade slope. Characteristics
of the memristor were varied while keeping the memristor passive and hysteretic.
The gain of the circuit over four decades is shown in Figure 3.15. The effect of
varying device thickness, dopant mobility and resistance values of the memristor on
the frequency response of the circuit are presented in Figures 3.16 to 3.18.
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Figure 3.15: The gain of the circuit over 4 decades of frequency. This plot shows the
frequency response of circuit with the standard memristor used in this chapter. Gain at
each decade is annotated, -20dB/decade gradient is evident.
The values of Iin amplitude and frequency were carefully determined in order to
make sure the memristor was exhibiting integration strongly without compromising
passivity. Values used in this section exhibit the shape of the blue hysteresis curve
shown in Figure 3.3. The applied Iin peak-to-peak amplitudes, the corresponding
input frequencies and resulting Iout peak-to-peak amplitudes and gain generated by
the circuit employing the standard memristor used in this chapter are presented in
Table 3.4.
The description of HP’s device from Chapter 1 and the analysis of the HP1 memristor
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Iin peak-to-peak
amplitude(A)
Iout peak-to-peak
amplitude(A)
Iin Frequency (Hz) Gain (dB)
60p 10.31n 1m 44.71
90p 10.30n 1.5m 41.18
150p 10.38n 2.5m 36.80
300p 10.38n 5m 30.78
450p 10.42n 7.5m 27.29
600p 10.42n 10m 24.79
1.5n 10.53n 25m 16.93
3n 10.54n 50m 10.92
4.5n 10.60n 75m 7.44
6n 10.63 100m 4.97
15n 10.68 250m -2.95
30n 10.92n 500m -8.78
45n 11.01n 750m -12.23
60n 11.16n 1 -14.60
Table 3.4: Showing peak-to-peak amplitudes Iin and Iout, the input frequency and the
resulting gain for each different Iin amplitude at each different frequency, for the circuit
containing the standard memristor.
from Chapter 2 have been beneficial in understanding the trends observed in the
behaviour of this circuit.
Recalling eq. (3.11) and that k2 =
(
1− Roff
Ron
) (
Ron
D
)2
µv helps clarify the interpreta-
tion of the variation in gain with relation to memristor parameters. Essentially, the
parameters of the memristor studied below are constants which either enhance the
effect of integration of memristor or hinder it.
Variation of thickness
10−3 10−2 10−1 100
−20
−10
0
10
20
30
40
50
G
ai
n 
(d
B
)
Frequency(Hz)
D=14nm
D=11nm
D=20nm
Figure 3.16: Frequency response of integrator circuit showing effect of variation of device
thickness, D on gain. Blue line corresponds to frequency response of the memristor with
standard characteristics.
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Memristance and the hysteresis associated with it, is more readily observed for
smaller devices. A lower device thickness will render a larger memristance [2]. This
can also be observed from the memristor equations as explained in Chapter 2, k2 is
inversely proportional to D2. Behaviour of the memristor is highly sensitive to the
device thickness and a thinner device renders a larger k2, making the integration
of the memristor more prominent. For example in Figure 3.16 memristor with
D=11nm, leads to a higher integrator gain because memristance is larger for a
device which is “thinner”. Within the thinner device the boundary can move from
one end of the device to the other in less time and any movement of the boundary
at all has a more significant effect. A thicker memristor tends more towards linear
resistor behaviour; green plot which shows the gain for a memristor with D=20nm,
has the lowest gain.
The values of device thickness used in this analysis is limited by the behaviour of the
memristor. It was important to maintain a passive memristor exhibiting hysteresis
loops. Too thick a device results in a memristor acting as a linear resistor and too
thin a device pushes the memristor into active mode.
Variation of mobility
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Figure 3.17: Frequency response of integrator circuit showing effect of variation of dopant
mobility, µv on gain. Blue line corresponds to frequency response of the memristor with
standard characteristics.
Memristance is directly proportional to dopant mobility as seen from eq. (3.9) and
from the analysis presented in Chapter 2. Faster mobility leads to faster boundary
movement, similar to having a thinner device, a device of faster mobility will have
a more variable boundary. The switching in the memristor will be more significant.
Moreover, theoretically speaking, the constant k2 from the model is directly pro-
portional to µv. Thus a memristor with higher dopant mobility will exhibit wider
hysteresis loops and larger memristance. This effect is translated to integrator be-
haviour as depicted in Figure 3.17 lower mobility shown in green results in a smaller
Iout and the red plot showing the behaviour of a memristor with higher mobility
leads to larger gain.
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Variation of
Roff
Ron
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(a) Frequency response of integrator circuit showing effect of variation of Roff value on
gain.
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Figure 3.18: Overall both plots show the effect of the
Roff
Ron
on gain. In both plots
Blue corresponds to standard memristor characteristics
Roff
Ron
=160, Red:
Roff
Ron
=320, and
Green:
Roff
Ron
=80.
Figures 3.18a and 3.18b show the effect of varying values of Roff and Ron respec-
tively. In both plots the
Roff
Ron
ratios which are used are the same. This goes to show
that the trend of the variation in gain is highly dependent on this ratio since the
largest ratio
Roff
Ron
=320 (the red plot), renders the lowest gain and the smallest ratio,
Roff
Ron
=80 (the green plot) renders the largest gain in both plots.
In order to evaluate the effect of varying values of Ron and Roff , it should be recalled
that initial memristance Ro =
wo
D
Ron +
(
1− wo
D
)
Roff , where wo = 0.1. From this,
it can be deduced that value of Ro is predominantly determined by Roff . Thus, a
larger value of Roff leads to a more linear memristor, the excitation current required
to move the boundary within the device is much higher for a memristor of high initial
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resistance. This also explains why in Figure 3.18 although the
Roff
Ron
ratios are the
same, a higher Roff has a more significant effect in lowering the gain than a lower
Ron.
Within k2 both values have equal influence on the behaviour of the memristor. A
higher
Roff
Ron
leads to a more negative k2. This leads to a lower memristance variation
over time, here this results in lower gain. In a device where values of Ron and Roff
are closer to each other (i.e. in this analysis where
Roff
Ron
= 80), the memristor is
more prone to exhibit variation in its value over time, seeing as this combination of
the two values contributes to memristance variation. It is important to bear in mind
that both resistance values influence the behaviour of the memristor and hence the
integrator performance as shown by Figure 3.18b.
Varying physical properties of the HP1 memristor within the Verilog-A model trans-
lated directly to the output current of the integrator. Gain is lowered by larger device
thickness higher
Roff
Ron
ratio and smaller mobility.
3.6 Discussion
The work presented in this chapter shows the analysis and simulations of a weak
inversion integrator circuit in which integration is carried out by the HP1 model of
a memristor. The model is implemented by Verilog-A code within the circuit.
This effort is novel in that the resulting circuit is a capacitor-less integrator, since
the integration property of the memristor is utilised. Moreover, research concerning
memristors has mainly been concerned with fabrication, memristor’s likeness and
applications to biological systems and synapses or modelling. This circuit uses the
memristor as a circuit component, exploiting its inherent integration and CMOS
compatibility.
The design and analysis of the circuit has been intricate due to the nonlinear nature
of the device. Passivity of the device is obviously paramount in establishing correct
operation. It is equally important to ensure that the memristor is not in the linear
region, so that its integration property can be utilised. Correct combinations of
input amplitude and frequency had to be selected for stable integration at each
frequency.
In order to produce the sinusoidal output governing the integral of the input current,
splitter and translinear blocks were used. The fact that there were strict restrictions
on the input magnitude due to memristor operation meant that these blocks had to
be fine tuned meticulously such that memristive behaviour was not compromised,
results of divisions from translinear blocks were not distorted or did not show incor-
rect peaks due to the relative values of split signals. Biasing currents of the splitters
were scaled according to the input amplitude at each different frequency to allow
for consistent and correct splitting at each instance.
The resulting capacitor-less integrator shows the characteristic -20dB/decade slope
for 4 decades. The effect of varying memristor characteristics such as device thick-
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ness, mobility and values of Ron and Roff has also been analysed and illustrated.
Transient response at three different decades of frequency have been shown, a clear
trend in the Iout:Iin ratio with varying frequency can be observed.
A voltage driven memristor integrator circuit is a natural variation of this circuit.
However, the relations of the voltage driven memristor shown in eq. (2.8) have the
integration of the voltage input in a square root, in the denominator. This calls for
complex circuitry in order to achieve a simple output similar to the Iout of this current
driven integrator circuit. These complications can defeat the purpose of using the
voltage driven memristor to attain a power and area efficient, simple integrator by
requiring intricate circuitry to overcome complexities which come with the model.
Even though there are constrictions, this circuit is a relatively simple integrator
which can offer area and power efficiency since it utilises a memristor and no capaci-
tors and it operates in weak inversion. It also offers a potential use of the memristor
as an analogue circuit component. This effort can also be improved or taken as basis
for further employment of memristors in analogue circuits for similar applications.
This current mode design is suitable for neuromorphic and/or bio-inspired circuits
in terms of operating frequency and input amplitude range.
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CMOS-Based Nanopower
Memristor Dynamics Emulator
4.1 Introduction
Even though Leon Chua theorised the memristor in 1971 [1], Chua’s hypothesis
was not realised until 2008 when HP reported the physical memristor [2]. This
delay in the fabrication of the physical memristor can be attributed to the fact that
memristive behaviour is more readily observable and significant in the nanoscale
[2, 11–13, 20, 132, 133].
While there are groups working on fabricating memristors [16, 20, 57], there is still
a shortage of widely available, reliable analogue memristors. Some limitations of
existing fabricated memristors include; ‘sneak paths’ [42, 71, 134, 135], reliability and
uniformity of devices, lack of better understanding of physical mechanisms within
devices [70]. Chapter 1 describes these issues and some of the attempts to overcome
them.
These limitations detail how and why attaining a reliably operating physical mem-
ristor remains a challenge. Due to the difficulty of attaining a physical memristor,
mathematical models have been developed in order to understand and study its
behaviour [17, 21–24, 30, 57, 58, 60]. Macromodels including SPICE models and
emulators [25, 26, 31, 54, 56, 66, 67] which mimic the device have also been widely
used to investigate the memristor’s potential in several application areas. Some em-
ulators use off-the-shelf components [31, 136]. These emulators are more suitable
for PCB realisations whilst others propose CMOS technology [32, 67].
This chapter presents an emulator which is fully compatible with CMOS technology.
The circuit is simple: it consists of two log-domain E+cells [137–139] composed of
four transistors each and either a monolithic capacitor or a MOS capacitor. The cir-
cuit is area and power efficient which suggests its suitability for bio-inspired circuits
and signal processing. It should be noted that compared to the real memristor,
this emulator will be larger and more power hungry. Furthermore, while the cir-
cuit realises the non-linear memristor dynamics, it does not support any long-term
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memory effect. On the other hand, when it comes to incorporating memristors into
analogue circuits, the ability to use a tunable CMOS compatible “memristor” as
opposed to modelling it using code or microcontrollers, provides an advantage. The
emulator presented here is a good candidate for observing and mimicking memristive
dynamics when access to high yield fabricated memristors is not possible.
4.2 Exponential State Space Filters
Log-domain filtering was initially proposed by Adams [140]. He demonstrated that
an overall linear transfer function could be achieved by the use of a nonlinear circuit.
His paper showed that the natural logarithm of an input signal could be used in a
filter, which would lead to the log of the linearly filtered response at the output node.
This could then be exponentiated to acquire the linearly filtered version of input
again. This provided the advantage of tunability over a wide range of frequencies,
particularly valuable for circuits designed to operate on high frequencies.
Frey explored the principles of Adams’ paper and built on it in a series of publica-
tions [141, 142]. He presented fully current-mode designs with high bandwidth and
relatively simple operation. Log-domain filters have very small voltage swings at the
nodes and good signal to noise ratio. Log filters use the following simple relation:
xi = f(Vi) = Ist exp(αVi) (4.1)
Where Ist (or Io in [141]) is the current that controls the nominal DC levels of volt-
ages, in [140] it is the quiescent current flowing in the diode, and α = 1
2UT
, UT is the
thermal voltage; hence both Ist and α are positive constants. The desired dynamics
are realised by the use of complementary transistors. Frey’s analysis and circuits
employed BJTs; however, CMOS devices in weak-inversion have dynamics which
are compatible for operation required for log filters where current across a device is
exponentially related to the gate voltage. The configuration of the complementary
devices determines whether the transconductor is an E+-cell or an E--cell.
It is important to remember that the state variables and the input current in the E-
cells need to stay positive so that there is finite real voltage at the nodes. Offsetting
the input by adding a DC component and making sure that the AC swing does not
become zero or negative ensures the correct operation of these cells. The addition
of DC to the input, simply adds a DC component to the output without changing
its characteristics.
The above description details the motivation for using log filters particularly in high
frequency applications. In these types of circuits, the overall linearity is preserved
by the aid of E-cells. Here, we make use of the nonlinearity caused by the E-cell in
order to mimic memristive behaviour. In other words we use stand-alone E-cells in
conjunction with a capacitor to achieve exponential integration.
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4.3 The Circuit
The CMOS based memristor emulator presented in this chapter consists of a capac-
itor driven by a sinusoidal current and two E+-cell transconductors.
Io’
VDD
Iout’
V-V+
Io’
M1 M2
Figure 4.1: A single E+cell depicted for the purposes of clarifying analysis. This single
cell is driven by biasing current I ′o, its output current is denoted as I ′out.
A single E+-cell is shown in Figure 4.1. The operation of a single E+-cell is sum-
marised as follows:
KVL gives:
V+ + VSG1 − VSG2 − V− = 0 (4.2)
From left hand side, following MOSFET weak inversion dynamics:
I ′o =
W
L
IDo exp
(
VSG1
nUT
)
(4.3)
VSG1 = nUT ln
(
LI ′o
WIDo
)
(4.4)
On the right hand side:
I ′out =
W
L
IDo exp
(
VSG2
nUT
)
(4.5)
VSG2 = nUT ln
(
LI ′out
WIDo
)
(4.6)
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Thus:
V+ + nUT ln
(
LI ′o
WIDo
)
− nUT ln
(
LI ′out
WIDo
)
− V− = 0 (4.7)
V+ − V− = nUT ln
(
I ′out
I ′o
)
(4.8)
Such that output current I ′out can be expressed as:
I ′out = I
′
o exp
(
V+ − V−
nUT
)
(4.9)
IoIo
VDD
Iout1
VDD
Iin
Iout2Iin
Vcap V2V1 V4V3
C
E+-cell 1 E+-cell 2
Figure 4.2: The memristor emulator composed of two E+-cells. The first cell is biased
through Io while the second through Io + Iin. Both cells sense the capacitor voltage
Vcap =
1
C
∫
Iindt. Capacitor denoted as C can also be realised by means of a MOS cap.
Figure 4.2 depicts the whole circuit. The emulator consists of two E+-cells. The
first E+-cell (denoted E+-cell 1 in the figure) is biased by means of a DC current Io
while the second E+-cell (E+-cell 2) is biased by the time varying current Io + Iin
where Iin denotes the input signal. The DC current, Io, is to ensure that the state
variables are positive at all times such that the circuit operates correctly.
Assuming matched NMOS and PMOS devices and setting VSB = 0, the E
+-cells re-
alise nonlinear exponential transconductance behaviour in the form Iout = Ibias exp
(
V1−V2
2nUT
)
as described in Section 4.2 (see Figure 4.2 for V1 and V2, in the same circuit Ibias is
named Io). It should be taken into consideration that V1,3 = Vcap and V2,4 = 0.
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We know from Kirchhoff’s Voltage Law (KVL) that the voltages around the first
transconductor, E+-cell 1 without the current mirror can be expressed as shown in
eq. (4.7):
Vcap + 2nUT ln
(
Io
IDo
)
− 2nUT ln
(
Iout1
IDo
)
− 0 = 0 (4.10)
Thus Iout1 and Iout2 can be expressed as:
Iout1 = Io exp
(
Vcap(t)
2nUT
)
(4.11)
Iout2 = (Io + Iin(t)) exp
(
Vcap(t)
2nUT
)
(4.12)
From Figure 4.2:
Vcap(t) = V1,3 =
1
C
∫
Iin(t)dt (4.13)
Having laid out these expressions, attaining the emulator output as a differential
current, which we shall call Imem is simply a matter of combining eqs. (4.11) to (4.13)
as follows Imem = Iout = Iout2 − Iout1:
Imem = Iin exp
(∫
Iin(t)dt
C · 2nUT
)
(4.14)
From eq. (4.14) it can be observed that:
(a) The output current is composed of the multiplication of the strictly positive
factor exp
(∫
Iin(t)dt
C·2nUT
)
by the input current Iin,
(b) The output current Iout inherits the sign of the input Iin, i.e. a positive Iin
leads to the generation of a positive Iout while a negative Iin leads to the
generation of a negative Iout,
(c) When Iin = 0, Iout = 0 which corresponds to the zero crossing property of
memristors [4],
(d) The multiplication of the input by the integral of itself resembles quantities
which appear in the analytical solutions of HP-like memristors without being
identical to them.
This expression of Imem can be related to the q−φ relation of a prototype memristor
whose flux φ depends exponentially on its charge as shown in eq. (4.15).
φ(q) = φ0e
(
q
q0
)
(4.15)
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Bearing in mind i = dq
dt
and v = dφ
dt
:
dφ
dt
=
dφ
dt
dq
dt
(4.16)
dφ
dq
=
(
φ0
q0
)
e
(
q
q0
)
= M∗0 e
(
q
q0
)
(4.17)
Then, this relation can be expressed in the V-I plane as follows:
VM = M
∗
0 e
( ∫
Iindt
q0
)
· Iin (4.18)
More generally speaking, voltage across this device is exponentially related to inte-
gral of input current multiplied by input current:
VM ∼ Iine
( ∫
Iindt
q0
)
(4.19)
This emulator realises this relation by utilising the exponential dynamics which
naturally arise within log-domain circuits.
4.3.1 Transient Analysis
The realisation of memristor dynamics has been verified through simulations us-
ing Cadence Spectre for 0.35µm AMS transistor models. We set (W/L)NMOS =
100µm/1µm, (W/L)PMOS = 100µm/1µm, Io=1nA, VDD= 1V. Iin(t) has sinusoidal
form and varies around 0A.
The transient simulation results from Cadence Spectre are presented in this section.
Figure 4.3 depicts the time domain signals in the circuit at different stages: the
input, two outputs from the E+cells and the final output Imem.
Figure 4.3a depicts a 10 Hz sinusoidal input current Iin varying around 0A, while Fig-
ure 4.3b shows the resulting currents Iout1 and Iout2, given by eqs. (4.11) and (4.12)
respectively. Notice that since E+cell 2 has Iin as well as the bias current as an
input, hence Iout2 has larger peak-to-peak amplitude and different form compared
to Iout1. Being offset by the same Io, the two signals have the same mean value.
These two currents are the constituents of the final output Imem and both contain
the integration of the input, incorporating the effect of the input current charging
and discharging the capacitor shown in Figure 4.2.
The ultimate output current Imem provided by eq. (4.14) is shown in Figure 4.3c.
Imem centres at 0A like Iin, since the two currents it consists of have the same
mean value. Its slanted sinusoidal form is characteristic of a memristive output.
The voltage across a sinusoidal current driven HP type memristor would exhibit a
similar shape. This is due to the multiplication of the input with the integral of
itself.
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(a) Emulator input current Iin; amplitude= 700pA, frequency=10Hz.
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(b) Outputs of E+-cell 1: Iout1 orange plot and E
+-cell 2: Iout2 green plot. These currents
are expressed in eqs. (4.11) and (4.12) (Iout1 and Iout2 respectively)
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(c) Emulator output current Imem exhibiting the slanted sinusoidal behaviour expected
from a memristor.
Figure 4.3: Emulator currents Iin, Iout1 and Iout2 and Imem in time domain.
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The motivation behind designing this emulator was to come up with a simple mem-
ristor emulator which consumes low power. The fact that this circuit operates in
weak inversion ensures that. For the same reason the input and bias currents were
chosen to be in the range of nanoamperes. The frequency was aimed to be low,
such that the memristive behaviour is clear. The effects of variations of variables on
the operation of the circuit are explicit and straightforward to analyse. It is shown
that frequency can be tuned and hysteresis maintained with the correct combination
of input amplitude and capacitance values. In Figure 4.3: Iin amplitude=700pA,
frequency=10Hz and C=400pF.
4.3.2 Hysteresis Loops
A pinched hysteresis loop has been called the fingerprint of a memristor [6]. In
what follows, hysteresis results which confirm the memristive behaviour of the pro-
posed emulator are presented. These results highlight the effect of varying input
amplitudes, varying input frequencies and varying integrating capacitor values.
It should be stressed that the hysteresis results presented here are confined in the first
and third quadrants such that this active emulator satisfies Chua’s passivity criterion
[1]. In other words, the presented responses emulate a passive prototype memristor
behaviour. The memristive output Imem divided by Iin, which would correspond to
memristance, never becomes negative. This can be attributed to the fact that the
memristive behaviour is provided by the integration within an exponential, it can
tend to 0 but never becomes negative. Moreover, log filters such as the E+-cells in
this circuit, can only operate with positive state variables. Thus, the perpetually
positive memristance of this emulator is pre-determined by the nature of the circuit
blocks within the emulator.
Effect of Input Amplitude
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Figure 4.4: Emulator output current Imem vs. input current Iin when the amplitude of
the input varies. The frequency of Iin= 10Hz, Cap= 400pF.
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Figure 4.4 shows the effect of varying the input amplitude upon the input-output
hysteresis. Recalling eq. (4.14), smaller Iin amplitudes reduce a wider hysteresis
loop to a smaller one, approaching linearity. This is supported by previous studies
carried out on the HP memristor models [24], the excitation of a memristor by an
input of smaller amplitude results in more linear behaviour. Frequency of input is
kept constant while analysing the effect of input amplitude.
In Figure 4.4, a wider and longer hysteresis loop is produced for a larger input
(Iin=1nA) compared to the smaller input (Iin=200pA). Imem corresponding to each
different input amplitude governs integration over the same time period, a larger
input leads to larger variation. This is the behaviour expected from a memristor [2].
Effect of Input Frequency
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Figure 4.5: Emulator output current Imem vs. input current Iin when the frequency of
the input varies. The amplitude of Iin= 700pA, Cap= 400pF.
Figure 4.5 confirms another key characteristic of memristor behaviour: increasing
the input frequency while keeping input amplitude constant, the input-output hys-
teresis of the emulator tends to linearity. Higher input frequency to drive an HP-type
memristor would also lead to more linear behaviour.
It is important to point out that the difference between this emulator and the HP1
memristor is that this “memristor” does not shift to the active mode, where mem-
ristance is negative and hysteresis loop is in 2nd and 4th quadrants, regardless of how
large input amplitude is or how low input frequency might be. Due to the capacitor
and the nature of the exponential cells shown in Figure 4.2, the pinched hystere-
sis loop will always stay within the 1st and 3rd quadrants. This links to what was
mentioned at the beginning of Section 4.3.2 about the passivity criterion; “memris-
tance” of the emulator is always positive. However, as the hysteresis plot for input
freqency=1Hz in Figure 4.5 displays, low frequencies can lead to hysteresis plots
which deviate from the standard hysteresis plots (such as the blue plot for 10Hz)
generated for higher frequencies.
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Effect of Capacitance
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Figure 4.6: Emulator output current Imem vs. input current Iin when the value of the
integrating capacitance varies. The amplitude of Iin= 700pA, frequency of Iin= 10Hz.
The capacitance of this circuit cannot be compared to a variable or parameter of a
physical memristor, unlike input amplitude and frequency. However, it is important
to understand how the capacitor effects the behaviour of emulator dynamics.
Figure 4.6 illustrates the effect of varying integrating capacitor values. Recalling
eq. (4.14), a smaller capacitor value should lead to a larger output variation as
shown by the wider hysteresis loop of lowest capacitor value 100pF. The increasing
width of the hysteresis loop is consistent with the mathematical analysis. The
integration of the emulator, provided by the capacitor is more pronounced for the
circuit with a lower value of capacitance. This is further confirmed by the term
exp
( ∫
Iin
C·2nUT
)
which defines the “memristance” of this emulator and exhibits the
expected behaviour; larger variation for lower capacitance, smaller variation for
larger capacitance as shown in Figure 4.7.
The capacitor creates the key voltage in this emulator. It provides the integration
and scales the value of the output. The effect and significance of the value of the
capacitor can also be predicated from the expression of Vcap (V1 and V3) in eq. (4.13).
Larger capacitance will lead to a smaller output, it will also lower the effect of the
integration of the input, which translates to a more linear hysteresis loop and smaller
variation in “memristance” and vice versa for a smaller capacitor.
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4.3.3 Memristance: Quotient of Output to Input
Figure 4.7 shows the effect of varying Iin amplitude and frequency and capacitance
on Imem
Iin
. This term is effectively the “memristance” of the emulator even tough it is
unitless since this emulator circuit is current mode. The hysteresis loops presented
in Section 4.3.2 are valuable in showing the trend of operation of the emulator under
different circumstances. The transient memristance plots presented in this section
can clarify the behaviour of the circuit further.
Transient memristance response of an actual memristor would show the variance in
the resistance of the device from its initial condition. In the plots presented here,
this initial value is 1. Naturally, a minimal variance such as the ones exhibited
as a result of low Iin amplitude (Iin=200pA) or high Iin frequency (20Hz) leads
to an overall more linear behaviour from the memristor. This also reflects on the
hysteresis loops where instead of wide distinctive loops, narrow or less conspicuous
loops are observed. This is because when input amplitude is small and/or period
length is too short, integration property of the memristor becomes less significant.
The resulting memristor behaves more like a linear resistor. This is reflected fully
to the memristance response of the emulator. Both in the hysteresis loops and in
Figures 4.7a and 4.7b this trend is exhibited.
The capacitor in the emulator is required for the integration. There is no direct way
to translate the effect of capacitance to the behaviour of a physical memristor. The
all positive operating currents within the E+-cells meant that though the hysteresis
loops presented in Figure 4.6 got wider for lower values of capacitance, the overall
increase in Imem was not observed. The memristance response in Figure 4.7c clarifies
this trend and shows that as expressed by eq. (4.14), lower capacitance value leads
to larger variance in memristance.
Chapter 4 Itır Ko¨ymen 131
HP Memristor: Analysis, Dynamics and Analogue Circuits
0.05 0.1 0.15 0.20
0.2
0.4
0.6
0.8
1
I m em
I i n
T ime (s)
Iin=200pA
Iin=700pA
Iin=1nA
(a) Transient plot of ImemIin when amplitude of Iin is varied. The frequency of Iin= 10Hz,
Cap= 400pF.
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(b) Transient plot of ImemIin when the frequency of Iin is varied. The amplitude of Iin=
700pA, Cap= 400pF. The frequency is varied relatively conservatively for illustrative pur-
poses.
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(c) ImemIin when the value of the integrating capacitance is varied. The amplitude of Iin=
700pA, frequency of Iin= 10Hz.
Figure 4.7: Effect of variation of Iin amplitude and frequency and the value of integrating
capacitance on the transient variation of ”memristance” of emulator circuit.
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4.3.4 Using a MOS Capacitor
Implementation of a MOS only emulator circuit, using a MOS transistor instead
of a monolithic capacitor, is motivated by caveats associated with using monolithic
capacitors in VLSI design. The high quality capacitors exhibiting high specific
capacitance, uniformity and low voltage and temperature coefficients require extra
process steps and are manufactured at extra cost [143]. First and foremost, using the
MOSFET gate structure as a capacitor means that no additional process steps are
required since the capacitor is inherently completely MOS technology compatible
[144]. This also means that no additional cost is incurred. Finally, MOS capacitors
offer larger capacitance per area saving precious area on chip [143, 145], they can
cut area consumption by up to 80% [146].
Iin Vcap
Vcc
Figure 4.8: Circuit with MOS capacitor
The capacitance of the MOS capacitor is heavily dependent on width and length
of the device and the technology which is used. The MOS capacitor used for the
purposes of this circuit was simulated in Cadence Spectre with 0.35µm AMS transis-
tor models. The values of device width and length which render the corresponding
desired capacitor value has been determined by an empirical study [146].
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Figure 4.9: Input vs. Emulator Output- Red loop shows the behaviour of the emulator
employing a monolithic capacitor, Green dashed loop shows the behaviour of the emulator
employing a MOS Capacitor. In both cases: Iin amplitude=700pA, Iin frequency= 10Hz,
C=400pF, for MOS capacitor this corresponds to (W/L)NMOS = 472µm/189.5µm.
The correct operation of the emulator has been confirmed by means of a MOS-
capacitor which leads to a practical ”MOS only” memristor emulator. Figure 4.8
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shows the input stage of the emulator and the MOS-capacitor. The MOS device
used in the place of the capacitor is an NMOS device with its drain connected to its
source and substrate. The dimensions of the MOS device determine its capacitance.
The device required to attain the same value of capacitance as in the simulations
presented above, is rather larger than the devices used in the rest of the circuit: for
a capacitance of 400pF, (W/L)NMOS = 472µm/189.5µm. MOS capacitors are prone
to nonlinear behaviour. This can be overcome by applying a DC voltage (in this
case Vcc = −1V) across the MOS capacitor. Behaviour presented in Sections 4.3
and 4.3.2 is identical to the behaviour of the circuit with the MOS capacitor. This
is shown by the comparison between hysteresis loops (Imem vs Iin) one generated by
the emulator circuit utilising a monolithic capacitor, the other by circuit utilising a
MOS capacitor in Figure 4.9.
Both circuits, with monolithic and MOS-capacitor consume 4nW power where Iin =
700pA.
Correct operation of both emulators using smaller values of capacitance has been
observed, as shown in Figure 4.10. For the successful emulation of memristors,
a good combination of input amplitude, frequency and capacitance is required as
explained above. Thus, for a capacitor value of 40pF, the input amplitude should be
reduced to 70pA (from 700pA where C=400pF). Similarly, if amplitude is kept the
same, for a lower capacitance, frequency can be increased by the same factor with
which capacitance is lowered. For the sake of clarity and to highlight the operation
of the circuit with smaller capacitance; input amplitude was lowered along with the
capacitance. This is because scaling the frequency according to capacitance value
renders identical responses particularly in the form of hysteresis loops to the rest
of the analysis presented in this chapter, and would make it difficult to distinguish
that these plots are for C=40pF.
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(a) Iin amplitude 70pA, frequency=10Hz.
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(b) Imem generated by emulator with monolithic capacitor (red) and MOS capacitor (green
dash).
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(c) Imem vs Iin emulator with monolithic capacitor (red) and MOS capacitor (green dash).
Figure 4.10: Operation of emulator with monolithic and MOS capacitors where ca-
pacitance is a lower value; 40pF. Amplitude is lowered to accommodate the hysteresis
loops. Frequency is kept at 10Hz. Dimensions of the MOS device used as a capacitor:
(W/L)NMOS = 47.2µm/189.5µm.
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4.3.5 Monte Carlo Analysis
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(a) Circuit with Passive Capacitor (400pF)
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Figure 4.11: Monte Carlo analysis for 400 runs showing the response of the emulator
with a passive capacitor and a MOS capacitor in Figures 4.11a and 4.11b respectively.
Both circuits; with regular capacitor and with MOS capacitor, were explored further
by randomising process and mismatch parameters. The differential pairs in the E+-
cells in both circuits were matched so that the individual devices in the pairs were
varied together and not independently. Results of the Monte Carlo analysis are
shown in the form of hysteresis curves, Iin against Imem; Figure 4.11a depicts the
response of the circuit with a passive capacitor and Figure 4.11b shows the response
of the circuit with the MOS capacitor.
The process and mismatch variations led to asymmetry in the output current, ex-
hibiting behaviour which looks as if there was an offset such that the output signal
did not centre at 0A. All loops were pinched; however, the zero crossing property of
this emulator is compromised in some cases even though the input signal does not
have an offset. This is shown in Figure 4.11. This variation is observed to be greater
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for the circuit with the MOS capacitor, particularly highlighting the tendency to a
positive offset for the output current.
This sort of mismatch related problems are common in log domain circuits [131].
They can be avoided by carrying out layout mindfully: Using a common centroid
arrangement reduces effects of mismatch as well as following the rules for optimum
matching summarised by Vittoz in [147]. This summary advises that all devices to be
matched should be of the same structure, in areas on chip of similar temperatures, of
same shape and size, close as possible to each other on chip, of same orientation, have
same surroundings on chip and should be of non-minimum size. All of these rules
aim to make sure that the devices are as identical as possible such that they operate
similarly and are either not affected by external factors (such as temperature) or are
affected by them in the same way to attain matched behaviour.
The main aim of running the Monte Carlo analysis was to see the effect of mismatch
upon the circuit utilising the MOS capacitor. As mentioned, the behaviour of the
circuits differ but not substantially and not in a way that would suggest using MOS
capacitors as opposed to monolithic capacitors would sacrifice the reliability of the
circuit.
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4.4 A Class AB Approach to the Emulator
A Class AB emulator circuit realising memristive dynamics is presented in this
section. The motivation for a Class AB approach is based on the fact that the
Class A circuit presented previously, is heavily dependent on the value of Io. A
Class AB approach can offer larger dynamic range without the cost of high power
consumption.
The internal currents in a log-domain circuit must remain positive at all times
[148]. This is generally achieved by adding a constant DC bias current to the
input, this can be seen in the Class A emulator presented in this chapter shown
in Figure 4.2. Thus, the log-domain circuit can operate with negative values of
Iin as long as the peak negative value of Iin is not larger than the positive DC
bias current (Io in Figure 4.2). This kind of operation is reminiscent of Class A
amplifiers where the processed signals vary around a DC, where their peak value
is limited to this quiescent DC value. Generally speaking, the Class A approach
can offer good linearity and wide bandwidth but the dynamic range of the circuit is
limited and power consumption can be high [149]. The Class A emulator presented
in this chapter is a good example of this. The circuit is very simple; however, the
value of Iin is limited to the value of Io. Large values of input can be applied as
long as the Io is increased with it, resulting in larger power consumption. This
Class AB memristive dynamics emulator, shown in Figure 4.12, can overcome these
drawbacks. The biasing current used in the Geometric Mean Splitter (GMS), used
to split the input current into two positive halves (IinU and IinL) is very small (in
the range of pA).
The nodal equations of the two E+-cells in this circuit can be expressed through
KVL as:
V1,4 + VSG1,4 − VSG2,3 − V2,3 = 0 (4.20)
Expressing source to gate voltages in terms of currents:
nUT ln
(
Iout1,2
IDo
W
L
)
− nUT ln
(
IinU,L
IDo
W
L
)
= V2,3 − V1,4 (4.21)
Thus, E+-cell 1 is biased by IinU and E
+-cell 2 is biased by IinL. Bearing in mind,
V2,3− V1,4 = Vcap and Vcap = 1C
∫
Iin(t)dt, and rearranging eq. (4.21), this configura-
tion leads to outputs of the form:
Iout1,2 = IinU,L exp
∫
Iin(t)dt
CnUT
(4.22)
Hence, subtracting Iout2 from Iout1 we have the memristive output, Imem:
Imem = Iout1 − Iout2 = IinU exp
∫
Iin(t)dt
CnUT
− IinL exp
∫
Iin(t)dt
CnUT
= Iin(t) exp
∫
Iin(t)dt
CnUT
(4.23)
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Figure 4.12: The Class AB memristor emulator composed of two PMOS E+-cells. The
first cell is biased through IinU while the second through IinL. Both cells sense the capac-
itor voltage Vcap =
1
C
∫
Iindt. Iin is split into two positive halves by means of a GMS.
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The details of the operation of the GMS can be found in Chaper 3. In this applica-
tion, unless stated otherwise, the bias current for splitting Iin into two positive halves
is Ibias=50pA. For the results presented in Figures 4.13 and 4.14, where amplitude
of Iin=200pA, the power consumption is 3.45nW.
4.4.1 Simulation Results
The memristor dynamics realised by this Class AB emulator was analysed through
using Cadence Spectre. The dimensions of the transistors comprising the circuit
are (W/L)PMOS=60µm/1µm, GMS: (W/L)PMOS=10µm/1µm. The power supply
VDD=1V. Input current Iin is a sinusoid, varying around 0A.
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(a) Emulator input current Iin; amplitude= 200pA, frequency=10Hz, Capacitor=200pF.
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(b) Split input current: IinU and IinL (dashed) where the bias current of GMS is 50pA.
Figure 4.13: Iin, IinU and IinL in time domain.
Figure 4.13a shows the sinusoidal input current Iin, where the amplitude is 200pA
and frequency is 10Hz. The signal varies around 0A. Figure 4.13b shows Iin after it
has been split into two positive halves. The low value of splitter bias enables a good
splitting of the signal and consumes very little power. These split currents IinU and
IinL now bias the E
+-cells.
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(a) Outputs of E+-cell 1: Iout1 orange plot and E
+-cell 2: Iout2 green plot.
0 0.05 0.1 0.15 0.2
−0.1
−0.05
0
0.05
0.1
Time (s)
I m
em
(n
A
)
(b) Emulator output current Imem.
Figure 4.14: Iout1, Iout2 and Imem in time domain.
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The outputs of the E+-cells are presented in Figure 4.14a. Iout1 is the output of
E+-cell 1, biased by IinU and Iout2 is the output of E
+-cell 2, biased by IinL. Unlike
the outputs of the Class A emulator shown in Figure 4.3b, the output currents of
the Class AB emulator are identical in shape due to the fact that the E+-cells are
biased by the symmetrical halves of the input current. Finally, Figure 4.14b shows
the memristive output of the circuit, Imem as expressed in eq, 4.23. This Imem, while
different from the output current produced by the Class A circuit is slanted and of
a shape that would be expected from an HP model memristor.
The transient responses presented here correspond to the standard hysteresis loops
shown in blue in Figures 4.15 to 4.17.
4.4.2 Hysteresis Loops
The hysteresis loops generated by the Class AB emulator follow the same trends as
the Class A version. That is to say: the hysteresis loops dubbed the “fingerprint
of memristors” is exhibited by this circuit and that the hysteresis loops change
according to variations of input amplitude and frequency in the same way that an
ideal memristor would.
Effect of Input Amplitude
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Figure 4.15: Class AB emulator output current Imem vs. input current Iin when the
amplitude of the input varies. The frequency of Iin= 10Hz, Cap= 200pF.
Figure 4.15 shows the effect of variation of the amplitude of the input signal upon
the Imem vs. Iin hysteresis loop. A lower amplitude of 100pA shown in green renders
a more linear hysteresis loop of smaller area where as a larger amplitude of 300pA
shown in red leads to a wider hysteresis loop. This behaviour is consistent with the
results presented for the Class A emulator in Section 4.3.2 and the behaviour of an
HP memristor [2].
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Effect of Input Frequency
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Figure 4.16: Class AB emulator output current Imem vs. input current Iin when the
frequency of the input varies. The amplitude of Iin= 200pA, Cap= 200pF.
The effect of input frequency upon hysteresis loops is presented in Figure 4.16.
Frequency has a more significant effect on this circuit. The general trend is the
same and consistent with studies of ideal memristors and the Class A emulator. A
lower operational frequency of 5Hz, shown in green, leads to a wider hysteresis loop
due to the integration of the input current over time generated by the capacitor. a
higher frequency of 20Hz leads to a narrower loop, hence more linear behaviour.
Effect of Capacitance
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Figure 4.17: Class AB emulator output current Imem vs. input current Iin when the
value of the integrating capacitance varies. The amplitude of Iin= 200pA, frequency of
Iin= 10Hz.
Bearing in mind eq. (4.23), it can be predicted that a smaller value of capacitance
will lead to a wider hysteresis loop and vice versa. This is confirmed by Figure 4.17.
The lowest value of capacitance, 100pF, leads to the widest hysteresis loop shown
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in red, and a larger value fo capacitance 400pF leads to the most linear behaviour,
shown in green. It can also be seen by comparing Figures 4.16 and 4.17 that a
frequency of 5Hz which is half the standard frequency (10Hz) basically has the same
effect as a capacitance of 100pF, half the value of the standard capacitor (200pF).
4.4.3 Using a MOS Capacitor
The Class AB circuit too can be implemented as a MOS only circuit. This is
achieved by following the same procedure mentioned in Section 4.3.4. The value
of Vcc is set to -1V again. The size of the NMOS device used as the capacitor is
(W/L)NMOS=236µm/189.5µm to achieve a capacitor of value 200pF. The hysteresis
loops corresponding to the circuit with a monolithic capacitor and the circuit with
the MOS capacitor are shown in Figure 4.18.
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Figure 4.18: Input vs. Emulator Output- Red loop shows the behaviour of the emulator
employing a monolithic capacitor, Green dashed loop shows the behaviour of the emulator
employing a MOS Capacitor. In both cases: Iin amplitude=200pA, Iin frequency= 10Hz,
C=200pF, for MOS capacitor this corresponds to (W/L)NMOS=236µm/189.5µm.
The behaviour of the emulators with the MOS capacitor and the monolithic ca-
pacitors are noticeably similar. Compared to Figure 4.9 generated by the Class A
emulator, a more significant difference between the two plots can be observed. This
can be attributed to the albeit small added complexity of the Class AB circuit and
the differences between the overall operations of the two circuits. Nevertheless, the
Class AB emulator with a MOS capacitor presents almost identical dynamics to its
monolithic capacitor counterpart.
Finally, for the sake of completeness the operation of the Class AB circuit with a
smaller capacitor is presented in Figure 4.19. The amplitude of Iin is lowered by
the same factor the capacitance is lowered (C=50pF, Amplitude=50pF). In order to
maintain good splitting of the input signal and not compromise the zero crossing,
the Ibias of the GMS is lowered conservatively to 30pA. Both circuits present almost
identical memristive dynamics. Increasing the frequency while lowering capacitance
would enable the generation of hysteresis loops for larger input signals. It is impor-
144 Chapter 4 Itır Ko¨ymen
HP Memristor: Analysis, Dynamics and Analogue Circuits
tant to bear in mind that the memristive dynamics of the emulator is dependent on
the combination of the input signal amplitude, frequency and the capacitor value.
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Figure 4.19: Operation of emulators with monolithic and MOS capacitors where capac-
itance is a lower value; 50pF. Amplitude is lowered to 50pA accommodate the hysteresis
loops. Frequency is kept at 10Hz. Dimensions of the MOS device used as a capaci-
tor: (W/L)NMOS=59µm/189.5µm. Emulator with monolithic capacitor (red) and MOS
capacitor (green dash).
The analysis of the Class AB emulator exhibits memristive dynamics and shows
variation due to amplitude and frequency consistent with the behaviour of an ideal
memristor. The dynamics of the circuit are also similar to the Class A version and
follow the same trends. The power consumption of the circuit is still very low,
though there is the additional splitter. The fact that it is a Class AB circuit makes
this emulator more power efficient since the operation of the circuit does not rely on
a biasing current. The Class AB emulator allows for a larger dynamic range while
generating the overall memristive dynamics. The correct operation of this emulator
has been confirmed for a MOS capacitor as well as for lower values of capacitance.
4.5 Discussion
This emulator is a simple, power efficient circuit which generates memristive dy-
namics. The expression of the output Imem is clear. On the practical side of things
the use of current mirrors can ensure the straightforward delivery of the differential
current Iout = Imem at the appropriate nodes of the circuit.
The results presented here use the large capacitor values for illustrative purposes.
The operation of the circuit for much smaller capacitor values has also been con-
firmed and is shown in this chapter. In general the width of the emulated hysteresis
loops depends upon the combination of frequency, input amplitude and capacitor
value. The effect of input amplitude and frequency upon the hysteresis loops are
consistent with the responses of the HP memristor or an ideal memristor. The
“memristance” generated by this emulator is also presented. The transient mem-
ristance graphs also depict similar plots to memristance plots generated by the HP
models shown in Chapter 2.
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The performance of a fabricated emulator of the proposed structure will depend
strongly upon the degree of matching of the n-type and p-type devices and upon
the matching of the Io DC biasing sources in Figure 4.2. Hence high quality layout
is needed for eq. (4.14) to be realised precisely.
A Class AB memristor emulator has also been presented in this chapter, whereby
instead of a biasing current, the input current is split into positive halves by the
use of a GMS and IinU and IinL are used to bias the two PMOS only E
+-cells. This
approach offers more flexibility in terms the value of input current used. Since two
positive halves of the input current bias the E+-cells, the input current does not
have to be lower than a specific constant DC bias current (as is the case in the Class
A emulator). The memristive dynamics of this circuit are presented and they follow
the same overall trends as the Class A circuit; variation of amplitude and frequency
effect the hysteresis loops in ways that are consistent with an ideal memristor.
Both emulators have been shown to operate correctly with smaller capacitance val-
ues. As mentioned, the combination of capacitance, input amplitude and frequency
determine the characteristics of the memristive dynamics. Therefore, if low capac-
itor values are desired, a lower input amplitude and/or higher frequency must be
used.
MOS only versions of both circuits are presented as well. The circuits present more
or less identical dynamics as their monolithic capacitor counter parts. Using MOS
capacitors will help in saving area on chip (up to 80%).
Recalling eq. (4.14) and considering the case when Iout = Imem flows (without loss
of generality) through a resistor, R, thus generating Vout = Imem×R, it is intriguing
to note that the circuit emulates a memristance of exponential form between Iin and
Iout [150].
These emulator circuits are attractive since they utilise the nonlinear dynamics
encountered in transistors operating in weak inversion to their favour for achieving
exponential q−φ memristor dynamics. They are also simple MOS-only circuits with
nW range power consumption. It is important to maintain the simplicity of Imem and
how it is related to the input and capacitance. Where access to fabricated analogue
memristors are limited or not possible, these emulators can be good candidates for
mimicking memristor dynamics in CMOS circuits. In order to achieve the correct
dynamics, the combination of input amplitude and frequency and capacitance values
should be selected mindfully.
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Introducing the HP1 Memristor to
Half Centre Oscillators and
Central Pattern Generators
5.1 Introduction
Central pattern generators (CPGs) are neural networks which can produce rhythmic
outputs such as walking, breathing, flying and swimming, without rhythmic sensory
or central input. It was demonstrated by [151] that rhythmic motor patterns are
centrally generated, i.e. when the nervous system of a locust was isolated from
the animal, the nervous system still produced the rhythmic outputs similar to ones
observed during flight. Moreover, it was shown that rhythmic pattern generation
is not achieved by the whole nervous system but that CPGs are relatively small
self-sufficient neural networks.
Movement patterns and how they are produced should be clarified at this point:
reflexes (knee jerk, pupil dilation) are the simplest of movements, they are invol-
untary and stereotyped and require a sensory input. This input has to be large
enough to activate the relevant sensory input pathway. Fixed action patterns such
as sneezing are involuntary and stereotyped and generally a stimulus threshold has
to be reached before they are triggered. Directed movements such as reaching are
voluntary, complex and generally not stereotyped or repetitive. Rhythmic motor
patterns are stereotyped, complex and are continuously controlled [152].
In order to understand CPGs, smaller blocks known as half-centre oscillators (HCO)
should be discussed. HCOs are made up of two neurons, which individually do not
burst rhythmically but when coupled produce reciprocal rhythmic activity. The
mechanism of a full cycle of a HCO can be described as follows: The firing by one
neuron inhibits the other neuron and slowly pushes it out of inhibition. Let’s say
neuron A fires, this inhibits neuron B and simultaneously induces depolarisation
such that neuron B eventually reaches a threshold and begins to fire. Consequently,
neuron B firing stops neuron A firing and at the same time pushes it out of inhibition
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until neuron A reaches firing threshold and starts firing and inhibiting neuron B
again [152, 153].
The comparison of memristors to synapses [4, 29, 54, 55, 77, 125] inspired the idea
of using memristors in HCOs and CPGs. The ability to control the conductance of
a memristor in time by controlling the charge or flux through it, likens the mem-
ristor to the biological synapse. The original HCO and CPG circuits, which do not
employ memristors, mentioned in this chapter are from the work of Nakada et. al.
[154]. These HCO and CPG circuits consist of coupled nonlinear oscillators. The
motivation to incorporate memristors to circuits employing nonlinear dynamics such
as the ones reported in [154] is that the control of the conductance of the memristor
according to the input could influence the dynamics of these circuits. This effect
could be in terms of the oscillation rhythm, amplitude or stability.
This chapter gives an overview of the operation of the HCO and CPG circuits re-
ported by Nakada et. al. and analyses two different configurations of memristors
within the HCO, showing how variation of the memristor characteristics affect the
output, then these configurations are incorporated into the CPG and their effect on
the oscillations is evaluated. The analyses are carried out by Cadence Spectre simu-
lations. The memristors used within the circuits are all HP1 memristors, simulated
by Verilog-A code.
5.2 CMOS Implementation of Central Pattern Gen-
erator
5.2.1 Half-Centre Oscillator Circuit
The HCO circuit presented here is based on the work presented by Nakada et. al.
in [154]. This current mode analogue circuit’s power consumption is low since it
operates in weak inversion using low supply voltages. The amplitude and frequency
of oscillations are highly controllable.
Nakada’s circuit is based on Matsuoka’s HCO model [155, 156] which consists of two
neurons, their dynamics are given by eqs. (5.1) and (5.2).
τu
dui
dt
= −ui + s− βvi − wijf(uj) (5.1)
τv
dvi
dt
= −vi + f(ui) (5.2)
Variables ui and vi denote the inner state and an adaptation variable of neuron i
respectively, s a tonic input, wij the synaptic strength between neurons i and j, β the
adaptation effectiveness, τu a time constant of self inhibition, and τv a time constant
of the adaptation effect. This model generates limit-cycle oscillations depending on
the afore mentioned parameters. Amplitude of the oscillations are controlled by
the tonic input s and frequency is controlled by the ratio of the time constants τu
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and τv. This model can return multiple outputs for a single parameter set which
can be problematic for an all positive parameter set. Since the presented circuit
emulating this model is a weak-inversion current-mode circuit, currents processed
are unidirectional. In order to generate limit-cycle oscillations with all positive
variables, the Matsuoka model is modified slightly as shown in eqs. (5.3) and (5.4)
by Nakada et. al. in [154].
τu
dui
dt
= −ui + f(s− βvi − wijuj) (5.3)
τv
dvi
dt
= −vi + f(ui) (5.4)
The HCO circuit which emulates this model is made up of low-pass filters and current
mirrors which implement the nonlinear functions. The current-mode low-pass filters
are dynamic translinear circuits operating in the log-domain. The nonlinear function
f(x) = max(0, x) is present in both variations of the dynamics. Extending the
nonlinear function as seen in eq.(5.3) allows for producing unidirectional currents as
required by translinear blocks.
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Figure 5.1: Schematic of one of the four low pass filters in HCO. Adapted from [154].
One of the four identical low-pass filters used in the HCO circuit is shown in Fig-
ure 5.1. The circuit dynamics can be expressed as follows:
τ
dIout
dt
= −Iout + Iin (5.5)
Iin and Iout denote the input and output currents respectively. τ is the time constant
defined by C, the capacitance, UT the thermal voltage and Iτ the bias current as
shown:
τ =
CUT
Iτ
(5.6)
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Figure 5.2: Half-centre oscillator, β and w denoting adaptation effectiveness and synaptic
strength respectively. Adapted from [154].
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Figure 5.3: Oscillating currents Iui and Ivi for Is=10nA, Iτ=25nA, Cap=10nF. From
our Cadence Spectre simulations.
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Figure 5.2 shows the schematic of the HCO circuit emulating the Matsuoka model.
This circuit consists of current-mode low-pass filters and current mirrors in order to
achieve the required dynamics shown below:
τ
dIui
dt
= −Iui + f(Is − βIvi − wIuj) (5.7)
τ
dIvi
dt
= −Ivi + f(Iui) (5.8)
Similarly to the modified dynamics in eqs. (5.3) and (5.4); currents Iui and Ivi denote
the inner state and an adaptation variable of neuron i respectively, Is denotes the
tonic input, w the synaptic strength between neurons i and j, β the adaptation
effectiveness and τ the time constant. The synaptic strength, w and adaptation
effectiveness, β are determined by the size ratio of the transistors which comprise
the current mirrors. The bias current, Iτ tunes the time constant, τ , value of
capacitance is also a factor in determining the frequency of oscillations as seen in
eq. (5.6). Currents Iui and Ivi are shown in Figure 5.3. The value of the tonic input
Is is directly proportional to the amplitude of the oscillations.
It should be clarified that τ is only proportional to period length (inversely propor-
tional to frequency) and not equal to either. How the oscillator circuit can be tuned
using capacitor values and τ can be summarised as follows: A larger capacitor value
leads to a longer period and a lower frequency i.e. capacitance is directly propor-
tional to period length (and τ). A larger Iτ leads to a shorter period and a higher
frequency i.e. Iτ is inversely proportional to period length (and τ).
5.2.2 CPG Circuit for Locomotion
The CPG circuit described in this section is intended for emulating quadruped
locomotion. Different locomotion patterns can be observed in nature. A familiar and
distinct example is a horse’s locomotion patterns of walking, trotting and galloping
as shown in Figure 5.4, where LF, LH, RF and RH stand for left forelimb, left
hindlimb, right forelimb and right hindlimb respectively. The thin lines show the
swing phase of the limb in question and the briefer bold lines show the stance
phase. The phase of the oscillations of the individual limb movements are the key
to differentiating these gaits. These gait patterns are also phase locked oscillations
of limbs.
The CPG circuit consists of four HCO circuits. Locomotion patterns of the sort
depicted in Figure 5.4 can be produced depending on the connections between the
four HCO circuits. Block diagrams in Figure 5.5 show how HCO blocks can be
connected to make up CPG circuits exhibiting walk or trot modes of locomotion. A
full CPG circuit schematic designed for walk mode is presented in Appendix E. Walk
mode is the most intuitively easy pattern to follow and involves connecting each HCO
block to a different block such that all blocks end up connected to each other (unlike
trot mode where there are two connections between LF and LH and another two
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LF
LH
RF
RH
Walk Trot Gallop
Figure 5.4: Horse gait patterns and phase diagrams. LF- left forelimb, LH- left hindlimb,
RF- right forelimb, RH- right hindlimb. Photographs are from [157]. Figure is adapted
from [154].
between RF and RH). The larger number of differing connections enables exploring
the effects of incorporating memristors into these circuits fully. Therefore, CPGs in
walk mode have been studied in this work. Dynamics produced by the four HCO
circuits labelled as LF, LH, RF and RH are as follows:
τ
dILFu{1,2}
dt
= −ILFu{1,2} + f(ILFs,u{1,2} − βILFv{1,2} − wILFu{2,1}) (5.9)
τ
dILHu{1,2}
dt
= −ILHu{1,2} + f(ILHs,u{1,2} − βILHv{1,2} − wILHu{2,1}) (5.10)
τ
dIRFu{1,2}
dt
= −IRFu{1,2} + f(IRFs,u{1,2} − βIRFv{1,2} − wIRFu{2,1}) (5.11)
τ
dIRHu{1,2}
dt
= −IRHu{1,2} + f(IRHs,u{1,2} − βIRHv{1,2} − wIRHu{2,1}) (5.12)
τ
dILFv{1,2}
dt
= −ILFv{1,2} + f(ILFu{1,2}) (5.13)
τ
dILHv{1,2}
dt
= −ILHv{1,2} + f(ILHu{1,2}) (5.14)
τ
dIRFv{1,2}
dt
= −IRFv{1,2} + f(IRFu{1,2}) (5.15)
τ
dIRHv{1,2}
dt
= −IRHv{1,2} + f(IRHu{1,2}) (5.16)
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An important variable in the set of eqs. (5.9) to (5.16) is I limbs,u{1,2} . It possesses the
connection to the previous limb which feeds its oscillations into the limb in question
as shown in eqs. (5.17) to (5.20), i.e. I limbu{2,1} from previous limb to the input current
Is of this limb. Through this transmission of signals between limbs, emulation of
motion is achieved.
In our simulations, we connected the HCOs within the CPG differently to what
was reported in [154], in order to achieve the different modes of gait (walk, trot
or gallop). A combination of “inhibitory” and “excitatory” connections were used
between the HCOs in order to achieve the desired rhythms. The difference between
the two types of connections simply lies in the type of current mirror used, i.e.
p-type current mirrors result in −γ (”inhibitory”) whereas n-type current mirrors
lead to +γ (”excitatory”), where γ represents synaptic strength. For example, in
the CPG operating in walk mode, limb RF is connected to limb LH with a p-type
current mirror, drawing γIRFu{2,1} from tonic input Is, see eq. (5.18). All the other
connections between limbs are made using n-type current mirrors see eqs. (5.17),
(5.19) and (5.20). The value of γ is determined by the ratio of the dimension of the
transistors in the current mirrors connecting the HCOs or ”limbs”. In the analysis
presented in this thesis, γ = 0.33.
Currents I limbs,u{1,2} , thus connections between HCOs (proverbial limbs) for walk mode
are presented in eqs. (5.17) to (5.20). Figure 5.5a is a block diagram clarifying the
connections between blocks.
ILFs,u{1,2} = Is + γI
RH
u{2,1} (5.17)
ILHs,u{1,2} = Is − γIRFu{2,1} (5.18)
IRFs,u{1,2} = Is + γI
LF
u{2,1} (5.19)
IRHs,u{1,2} = Is + γI
LH
u{2,1} (5.20)
Trot mode can also be emulated with this circuit, connections between limbs are de-
picted in Figure 5.5b, dynamics of the circuit in trot mode are presented in eqs. (5.21)
to (5.24).
ILFs,u{1,2} = Is − γILHu{2,1} (5.21)
ILHs,u{1,2} = Is + γI
LF
u{2,1} (5.22)
IRFs,u{1,2} = Is + γI
RH
u{2,1} (5.23)
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IRHs,u{1,2} = Is − γIRFu{2,1} (5.24)
LF RF
LH RH
(a) Walk mode
LF RF
LH RH
(b) Trot mode
Figure 5.5: Blocks representing limbs and connections between them for the follow-
ing modes of locomotion respectively: walk and trot. Grey arrows represent excitatory
connections, black arrows represent inhibitory connections.
5.3 Memristor Configurations within the Half-Centre
Oscillator Circuit
The incorporation of memristors into HCO and CPG circuits is motivated by the
comparison of memristors to synapses [4, 29, 54, 55, 77, 125]. The inherent integra-
tion and the input dependent, time variant conductance of the memristor makes it a
component of interest for systems where blocks realising time dependent dynamics
are coupled. The HCO and CPG circuits described above are prime examples of
such applications. Incorporation of the memristor into these systems has influenced
the timing, frequency, stability and amplitude of oscillations.
The nature of the circuitry defines how memristors can be incorporated to the sys-
tem. The fact that this circuit operates in weak-inversion adds a degree of freedom
to how liberally memristors can be used since voltages and currents within the cir-
cuit are relatively low. However, the fact that translinear blocks are used means
that currents within the circuit are all positive. This creates limitations to the
incorporation of memristors, which can be summarised as follows:
1. If the input amplitude is too low or frequency is too high; the memristor will
be stuck in linear mode. It will act simply like a linear resistor. This will
change the way the oscillator works; however, the integration property of the
memristor will not be significant.
2. If the DC offset of the driver signal is too prominent, the HP1 memristor
(which is the only model used in this chapter) will overshoot Roff or go below
Ron which is not physically realistic. In the current driven memristor model,
this can push the memristor into active mode; the hysteresis loops will move
into 2nd and 4th quadrants, memristance will effectively be negative. This is
physically not possible and not the desired behaviour.
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The locations of memristors within the circuits and driving signals are paramount
factors for establishing healthy operation. In order to avoid these potential prob-
lems; values of Ron and Roff have been carefully chosen, frequency and amplitude of
oscillations have been tuned accordingly. Configurations of the circuits with current
driven memristors and voltage driven memristors differ and therefore require differ-
ent sets of specifications. Thus, value of initial memristance and driving signal (DC
offset, amplitude and frequency) are all determined such that the memristor will not
be stuck in linear mode yet will not be pushed into unrealistic memristance values
or saturation. Tables 5.1 and 5.3 denote the different circuit and memristor vari-
ables used for the oscillators with current or voltage driven memristors respectively.
Tables 5.2 and 5.4 denote period lengths of oscillations for the different set-ups.
Unless stated otherwise mobility µv=1× 10−12 m2 s−1 V−1, device length, D=14nm
and w(t=0)
D
= 0.1 for all configurations and both types of memristors.
The effects of memristors within the HCO and CPG circuits are explored in separate
sections. The variations in phase portraits are examined in this section, where all
memristors in one circuit are varied identically. Section 5.4 outlines the effects
of memristors in different configurations on the CPG circuit as a whole, through
transient analysis.
All of the transistors have equal dimensions; Wn = Ln = Wp = Lp = 9.6µm except
for the current mirrors which introducing the parameters w, β or γ, which are scaled
according to parameter values.
5.3.1 Current Driven Memristors Cross Coupled Between
Capacitors
This section details the incorporation of memristors cross coupled between capacitors
in the HCO. Table 5.1 shows the values of variables in this configuration. Figure 5.6
shows the circuit schematic including the current driven memristors. Another con-
figuration with the same principle was also experimented with, where memristors
were cross coupled between capacitors that are vertically stacked in the schematic
(i.e. capacitors of low-pass filters 1 to 3 and 2 to 4), this configuration did not exploit
memristive behaviour as well, memristors remained in the linear region. Due to the
nature of the connections, in order to exhibit memristive behaviour, lower oscillation
frequency and lower values of Ron and Roff compared to the analysis presented in
Section 5.3.2 were used. Table 5.2 denotes the period length of oscillations generated
by this circuit with the variables from Table 5.1. Period lengths were recorded from
the oscillator with no resistance or memristance as originally presented, with linear
resistors and memristors. It should be noted that memristors gradually led to an
increase in period length. More on timing will be discussed in Section 5.4.
Memristor, Resistor, No Resistor
The difference between the HCO with and without memristors is obvious. Re-
sistance, be it due to a memristor or a resistor, adds damping to the oscillator.
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Variable Value
Is 10nA
Iτ 25nA
C 10nF
Ron 100kΩ
Roff 16MΩ
Mo 14.44MΩ
Table 5.1: Variables for the cross couple configuration of current driven memristors
HCO set up Average period length(ms)
No memristor/resistor 70.86
With resistors (14.44MΩ) 87.14
With memristors 91.54
Table 5.2: Average period length of oscillations for time 0-1.5s, for HCOs operating with
variable values from table 5.1, with current-driven memristors, resistors or without either.
However, it is critical to assess the difference between the effect of resistors and
memristors within the circuit. Addition of resistance to the HCO, decreases the
oscillation amplitude and stabilises the limit cycle. In order to see the difference
between the oscillator with resistors and memristors clearly, resistors of value Mo
(initial memristance) were used for the purposes of this analysis for clear comparison.
Figure 5.7 shows the three cases analysed in this section. Memristors decrease
the oscillation amplitude with time, while simultaneously maintaining good limit
cycle stability. The circuit with linear resistors produce oscillations with constant
amplitude, lower than that of the oscillator without resistors, same as the initial few
Iτ 
2Iτ 
Iτ 
2Iτ 
Iτ 
2Iτ 
Iτ 
2Iτ 
Is 
Is 
Iui
*
Ivi
*
Iuj
*
Ivj
*
Imem1
Imem2
LPF1 LPF2
LPF3 LPF4
Vcap1
Vcap3
Vcap2
Vcap4
×β 
×w 
×β 
×w 
Figure 5.6: HCO circuit schematic with current driven memristors diagonally cross
coupled between capacitors
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Figure 5.7: Phase portrait of oscillating currents Iui and Ivi from circuits with no resis-
tors, cross coupled linear resistors and cross coupled memristors
cycles of oscillations of the circuit with memristors.
Variation of Initial Conditions
In order to assess the effect of variation in Ron, Roff and Mo, normally distributed
random numbers were generated in MATLAB. For this, the mean was taken to be
the values presented in Table 5.1 and a standard deviation of 10% was used. The
variation of Mo is in fact due to the variation in the boundary condition,
w(t=0)
D
= 0.1,
this was varied between values 0.09 and 0.12. The results are illustrated in Figure 5.8.
Figure 5.8 shows three plots with three varying values of initial conditions. The effect
of the ratio of Roff to Ron on memristor linearity becomes clearer when one looks
at both this analysis and the analysis presented along with Figure 5.13. A larger
Roff
Ron
leads to more linear behavior (red plot,
Roff
Ron
= 250), smaller
Roff
Ron
leads to wider
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Figure 5.8: Phase portrait of oscillating currents Iui and Ivi from circuit with
cross coupled memristors with varied initial conditions; where Blue: Ron=108.6kΩ
Roff=15.31MΩ Mo = 13.65MΩ, Green: Ron=103.2kΩ Roff=16.55MΩ Mo = 14.75MΩ,
Red: Ron=86.92kΩ Roff=21.73MΩ Mo = 19.01MΩ
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windings, tending towards the origin, which points to more nonlinear behaviour. In
fact this is clear when blue (
Roff
Ron
= 141) and green plots (
Roff
Ron
= 160) in Figure 5.8
are compared; the values of Roff and Mo are similar for both plots, Ron value of blue
plot is slightly higher and it generates a phase portrait with wider windings. Here,
a larger Ron value, closer to the value of Roff would push the memristor into active
mode quicker and exhibit nonlinear behaviour. The green plot has the most similar
characteristics to the standard memristor used in this section. The memristors in
the circuit generating the blue plot are more memristive, windings are larger so
the decrease in the amplitude of oscillations is more significant. It is intuitive that
memristors with larger values of Mo require higher values of input amplitude and/or
lower input frequency to exhibit memristance.
The area of the phase portrait is undoubtedly proportional to the values of Roff
and Mo, red plot has the largest area due to the large values of Roff and Mo.
Variation of Device Thickness (D)
In a memristor with smaller thickness, the boundary between the doped and undoped
regions has less distance to cover. This makes even small movements of the boundary
significant, leading to the memristor becoming nonlinear more readily. A thicker
device with the same initial conditions; i.e. Ron, Roff and Mo, will switch from one
resistance to the other more gradually, seeing as the boundary between these two
resistance values moves along the thickness as a function of time.
The effect of varying the thickness of the device on the oscillator can be observed in
Figure 5.9. The blue curve represents the oscillator with the thinnest memristors,
the spirals of the phase portrait are the widest in this case. This behaviour was
limited by the tendency of the current driven memristors to move into active mode
as they reached Ron very quickly due to the smaller thickness of the device. The
red plot depicts the standard value of thickness of memristors used throughout this
chapter. The memristors are clearly nonlinear and in hysteresis, causing decrease in
the amplitude (seen in the phase portrait as spirals tending towards the origin) and
frequency of oscillations, yet remaining passive. Green plot represents the output of
the circuit the thickest memristors, oscillation amplitude varies much less compared
to the other two plots. The thin spiral is very similar to the phase portrait of the
HCO with linear resistors instead of memristors shown in Figure 5.7. The memristors
are only ever so slightly nonlinear for this higher value of D.
Variation of Mobility (µv)
The effect of mobility on the behaviour of memristors within the oscillator is fairly
intuitive. Similarly to the effect of a lower device thickness, a higher mobility will
move the boundary along the device faster. Thus, with a higher mobility, the mem-
ristor will become nonlinear more readily.
Figure 5.10 outlines the effect of mobility on oscillator behaviour. Standard value of
µv is 1×10−12 m2 s−1 V−1, shown in red. Mobility any larger than 4×10−12 m2 s−1 V−1,
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Figure 5.9: Phase portrait of oscillating currents Iui and Ivi from circuit with cross
coupled memristors with varied device thickness variation
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Figure 5.10: Phase portrait of oscillating currents Iui and Ivi from circuit with cross
coupled memristors with varied mobility.
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caused the memristors to move into active mode after a few oscillations. This effect
is also similar to what was observed for very low values of thickness. Lowest value
of mobility presented here; 5 × 10−13 m2 s−1 V−1 in blue, leads to a plot which is
very similar to that generated by the oscillator with linear resistors (Figure 5.7).
Updated State Space Equations with the Inclusion of Current Driven
Memristors
Due to the nature of the HCO circuit, a change in a single current results in changes
across the board. Therefore we will make the distinction between the new currents
generated by the presence of memristors and the original dynamics presented in
eqs. (5.7) and (5.8) by denoting the currents flowing in the original locations (in the
oscillator without memristors) of Iui , Ivi , Iuj , Ivj as I
∗
ui
, I∗vi , I
∗
uj
and I∗vj respectively.
The first memristor is between LPF 1 and LPF 4 and the second one is between
LPF 2 and LPF 3 memristor voltage for these two connections is denoted as Vmem1
and Vmem2 respectively. The typical relation of a voltage across a current driven
memristor is presented in terms of Vmem1,2 and Imemin1,2 in eq. (5.25).
Vmem1,2 = Imemin1,2(t)
[
Ro + k2
∫
Imemin1,2(t)dt
]
(5.25)
The presence of the voltage across the memristor changes the circuit dynamics. This
can be shown in steps. Bearing in mind,Vmem1,2 = Vcap4,2 − Vcap1,3, Vmem has now
been introduced to the operating currents as shown in eq. (5.26).
I∗ui,j = Iτe
Vcap1,3−Vref
UT (5.26a)
I∗vj,i = Iτe
Vcap4,2−Vref
UT (5.26b)
Dividing through, eq. (5.26) become eq. (5.27). Here the relationship between the
currents and voltage across the memristor is shown very clearly.
I∗vj,i
I∗ui,j
= e
Vmem1,2
UT (5.27)
Now that the effect of Vmem on the dynamic currents have been denoted, the circuit
dynamics can be revised with the addition of memristors in mind. The current
driving the memristor, Imemin now becomes a variable in the dynamics. Due to the
nature of the dynamics and for clarity, a common factor denoting the time constant
τ is not used in eqs. (5.28) and (5.29), where updated versions of eqs. (5.7) and (5.8)
are presented. These expressions in eqs. (5.28) and (5.29) can be worked out by
the use of Bernoulli Cell formalism for interconnected simple Bernoulli Cells [150]
briefly described in Appendix C.
dI∗ui,j
dt
= −
(
Iτ − Imemin1,3
CUT
)
I∗ui,j +
Iτ
CUT
f(Is − βI∗vi,j − wI∗uj,i) (5.28)
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dI∗vj,i
dt
= −
(
Iτ + Imemin4,2
CUT
)
I∗vj,i +
Iτ
CUT
f(I∗uj,i) (5.29)
Equation 5.27 is particularly striking and clear in showing that the currents pre-
sented in eqs. (5.28) and (5.29) are now exponentially related to the voltage across
the memristor and hence exponentially time variant. The results of this modifica-
tion caused by the two memristors included in this circuit have been outlined in this
section.
5.3.2 Voltage Driven Memristors at Transistors Gates
In this section, memristors are added at the gates of NMOS devices making up
current mirrors. In order to keep memristors in the passive region, small voltages
are injected at these points such that the signal variation at the gates are around
a small DC offset. Even with the addition of these voltages, the memristors in this
configuration are still more sensitive and prone to saturation. Therefore, while the
amplitude of the tonic input is kept the same, several adjustments were made to keep
memristors in the passive region. The frequency of oscillations was set to be higher.
The values of Ron, Roff and Mo are also higher and are as shown in Table 5.3.
Table 5.4 denotes the period length of oscillations generated by this circuit. Pe-
riod lengths were recorded from the oscillator with no resistance or memristance as
originally presented, with linear resistors and memristors. It should be noted that
memristors gradually led to an increase in period length. More on timing will be
discussed in Section 5.4.
The oscillator achieves limit cycle stability after a couple of periods when oscillation
periods are larger as shown in Section 5.3.1 and [154]. In this section, the frequency
is rather high, without memristors, the oscillations reach stability later in the time
frame. Same as the previous section, transient analysis was run for the same length
of time for all plots in order to attain oscillations of currents Iui and Ivi. The
length of time for the plots allow around 18 oscillations from the HCO circuit with
no memristance/resistance, in Section 5.3.1, the time length for transient analysis is
obviously longer due to the longer oscillation periods, however number of oscillations
is consistent in both sections.
Variable Value
Is 10nA
Iτ 100nA
C 1nF
Ron 1MΩ
Roff 160MΩ
Mo 144.4MΩ
Table 5.3: Variables for the configuration of voltage driven memristors
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HCO set up Average period length(ms)
No memristor/resistor 2.252
With resistors (144.4MΩ) 3.166
With memristors 3.201
Table 5.4: Average period length of oscillations for time 0-50ms, for HCOs operating
with variable values from table 5.3, with voltage-driven memristors, resistors or without
either.
Memristor, Resistor, No Resistor
The higher oscillation frequency in this section leads to different behaviour from
the oscillator. Most obviously, as shown in Figure 5.12, the oscillator without any
memristors or resistors attains limit cycle stability after a few periods, significantly
later than the oscillators with memristors or resistors. This is demonstrated by the
untidy nature of the blue plot, the unsteady variation of the amplitudes particularly
in comparison to the phase portraits generated by the oscillators with linear resistors
and memristors. This clearly points to the fact that damping in this way offers
stability.
The values of memristance, Ron, Roff and Mo can be found in Table 5.3. The value
of the resistors is equal to Mo. Compared to the variables from Section 5.3.1, these
values are 10 times as large. The smaller area of the phase portrait for oscillators
with memristors or resistors can be attributed to the injected voltages.
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Figure 5.11: HCO circuit schematic with voltage driven memristors at gates. Where
Vref=350mV and VrefC=680mV.
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Figure 5.12: Phase portrait of oscillating currents Iui and Ivi from circuits with no
resistors, linear resistors at gates and memristors at gates
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Figure 5.13: Phase portrait of oscillating currents Iui and Ivi from circuit with mem-
ristors at gates with varied initial conditions where; Blue: Ron=792kΩ Roff=142MΩ
Mo = 125MΩ, Green: Ron=989kΩ Roff=159MΩ Mo = 144MΩ, Red: Ron=1.03MΩ
Roff=168MΩ Mo = 147MΩ
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Variation of Initial Conditions
The effect of initial conditions of the memristor; Ron, Roff and Mo on the oscillations
was analysed in the same way as described in Section 5.3.1. MATLAB was used to
generate random numbers with a standard deviation of 10% from the mean values
which are shown in table 5.3. Mo is varied here through the boundary condition
w(t=0)
D
= 0.1, same way as described above.
Figure 5.13 shows the phase portraits of oscillators with memristors of different
initial conditions. Consistently with Section 5.3.1, the largest Mo leads to the largest
area. It was observed that Ron plays an important role how many windings the phase
portrait has. A larger Ron leads to a very nonlinear device, prone to saturation early
on in operation since with a positive excitation, memristance will reach the higher
value of Ron very quickly. Of course, this is dependent on the value of Roff , as it
determines the initial value of memristance. As explained in Section 5.3.1, the value
of
Roff
Ron
is the key in how nonlinear the memristors will behave and what the phase
portrait of the oscillating currents will look like.
In Figure 5.8, by chance, due to random number generation, the memristor with
largest values Roff and Mo also had the smallest value of Ron, this led to a large
value of
Roff
Ron
, leading to very linear behaviour from the memristors, thin phase
portrait with narrow windings. Here however, the initial conditions of all three
memristors are practically sequential, value of
Roff
Ron
for the blue plot is 179, for green
161 and for red 163: all pretty similar for all three memristors. Green plot shows the
memristor which is the most similar to the standard memristor used in this section.
Thus the effect of this ratio has become very clear, all three variables; Ron, Roff
and Mo have an effect on the behaviour exhibited by the memristors. The widths
of windings, direct results of the behaviour of the memristors, of the different plots
look similar. A closer looks shows, the blue plot, at its widest point is narrower
than the others (Iui varies between 1.05nA and 0.9468nA: 0.1032nA difference).
Red plot and green plot have similar widths (Iui varies between 1.12nA and 1.23nA:
0.11nA difference, for red). Confirming that a larger
Roff
Ron
value leads to more linear
behaviour.
Moreover, due to the different configuration of memristors in this section, the vari-
ation in phase portrait areas is more obvious. Areas of the phase portraits for the
different initial conditions are determined by the values of Mo and Roff : blue plot
with the smallest Mo value has the smallest area, red plot with the largest Mo has
the largest area.
Variation of Device Thickness (D)
Effect of varying the device thickness of voltage driven memristors in this config-
uration is shown in Figure 5.14. Oscillations are influenced similarly to what was
demonstrated in Figure 5.9. Smaller thickness leads to a readily nonlinear, passive
device, this is shown by the blue plot with a device thickness of 7nm. The response
of the standard memristor thickness is shown by the red plot. The effect of a thicker
device is similar to what is shown in Figure 5.9. Thicker memristors lead to more
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Figure 5.14: Phase portrait of oscillating currents Iui and Ivi from circuit with voltage
driven memristors at gates with varied device thickness.
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linear behaviour, there is less alteration in the oscillation amplitudes compared to
thinner devices. The effect of lower value of thickness, D=7nm is much more sig-
nificant compared to the effect in current driven memristors. This can be explained
by:
(a) The higher values of Ron, Roff and Mo used in this section and added DC
voltages to the oscillator already led to lower oscillation amplitudes, making
any change look more significant
(b) The different configuration and the number of memristors within the circuit
(6 in this circuit and 2 in the circuit in Section 5.3.1).
Similarly to the analysis in section 5.3.1, the lowest value of thickness is limited by
the memristor model. The memristor saturates for thickness values which are too
low.
Variation of Mobility (µv)
Variation of mobility leads to similar results as the variation of device thickness.
Larger mobility allows the device to leave the linear mode and enter hysteretic
and passive operation easily. This is clearly seen in Figure 5.15. Largest mobility,
4 × 10−12 m2 s−1 V−1 generated the widest windings, tending towards the origin
in the phase portrait, is shown in orange. This behaviour is due to the gradually
diminishing amplitude of the oscillations due to the memristors. The phase portrait
generated by the oscillator with the standard memristors is shown in red, mobility
here is 1× 10−12 m2 s−1 V−1. The most linear behaviour is exhibited by the oscilla-
tors with memristors of lowest mobility value 5× 10−13 m2 s−1 V−1, shown in blue.
Higher values of mobility affect output currents much more significantly compared
to the analysis shown in Figure 5.10. Similar reasons to ones given in the device
thickness analysis above, can be given as to why these memristors are more sensi-
tive, circuit configuration is different; these memristors are voltage driven and are
at different positions in the circuit and injected with some DC voltage. Memristors
have different initial conditions and there are 6 memristors in this circuit as opposed
to 2.
It should be noted that similarly to the analysis shown in Figure 5.10, very high
mobility values led to memristors saturating, this limited the highest mobility value
for this analysis, any higher than µv = 4× 10−12 m2 s−1 V−1 led to saturation.
Updated State Space Equations with the Inclusion of Voltage Driven
Memristors
Firstly, it is important to define the memristor currents generated by the 6 mem-
ristors added to the oscillator in this circuit. The numbers in eqs. (5.30) and (5.31)
refer to the enumerated individual memristors shown in Figure 5.11.
Imem1,4 =
VrefC − VG1,4√
R2o + 2k2
∫
(VrefC − VG1,4)dt
(5.30)
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Figure 5.15: Phase portrait of oscillating currents Iui and Ivi from circuit with voltage
driven memristors at gates with varied mobility.
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Imem2,3,5,6 =
Vref − VG2,3,5,6√
R2o + 2k2
∫
(Vref − VG2,3,5,6)dt
(5.31)
Memristors 1 and 4 cause a fundamental change in the circuit dynamic expressions
since the currents Imem1,4 are injected to the drain of the transistor where the bias
current Iτ is applied. Similarly to the updated state space equations for the circuit
with current driven memristors, the new relations incurred due to the memristors
1 and 4 can be attained by the use of Bernoulli Cell formalism for interconnected
simple Bernoulli Cells [150] briefly described in Appendix C.
dI†ui,j
dt
= −I†ui,j
(
Iτ + Imem1,4(t)
CUT
−
dImem1,4(t)
dt
Iτ + Imem1,4(t)
)
+
(Iτ + Imem1,4(t))
CUT
f(Is−βI†vi,j−wI†uj,i)
(5.32)
The rest of the currents are simpler to express. The memristors simply inject cur-
rents to the oscillatory currents. These new currents can be expressed by eq. (5.33)
I†ui,j = I
′
ui,j
+ Imem2,5 (5.33a)
I†vj,i = I
′
vi,j
+ Imem3,6 (5.33b)
Bearing in mind the equalities above dynamics of currents I†vi and I
†
vj
are simply:
CUT
Iτ
dIv†i,j
dt
= −I†vi,j + f(I†ui,j) (5.34)
5.4 Memristor Configurations within the CPG Cir-
cuit
The configurations presented in Section 5.3 were used within CPG circuits. Four
HCOs are connected to each other to make up one CPG circuit. The effect of adding
current driven memristors is described in Section 5.4.1. The influence of the voltage
driven memristors connected to transistor gates is detailed in Section 5.4.2. The two
different configurations require different oscillation frequencies due to the placement
of memristors within the circuits. The variations in period length and oscillation
amplitude caused by the inclusion of memristors were explored by comparison of
the output from the standard CPG circuit (without memristors) to the output from
CPG circuits with memristors.
In the following two sections, the memristor specifications have been kept as reported
in the previous section for consistency. The current driven memristors and voltage
driven memristors have differing initial conditions due to the different configurations.
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The memristors were observed to offer stability, variations in amplitude and period
length.
During the analysis of the CPG circuit with cross coupled current driven memristors,
it was observed that if the values of w and β were kept as they were in the HCO
circuit (w = 4, β = 5), the CPG circuit without memristors behaved unstably. The
addition of memristors into the circuit offered stability for the CPG circuit with
unequal w and β values.
5.4.1 Current Driven Memristors Cross Coupled Between
Capacitors
The current driven memristors cross coupled between capacitors in the HCO led to
stabilising the walk mode rhythm, diminishing oscillation amplitudes and lowering
oscillation frequency in time.
Firstly, in [154], it is stated that when HCOs are connected to make up the CPG
circuit, the adaptation effectiveness, β and the synaptic strength between neurons i
and j, w are both set to 3. In Section 5.4.2 both circuits with and without memristors
have β = 3 and w = 3 and the CPG circuit without memristors exhibits intended
behaviour.
However, in the set up presented in this section, it was observed that if β and w
were both set to 3, the CPG with current driven memristors ended up operating
outside of the limits of Ron and Roff . It was observed that by keeping β = 5 and
w = 4 as they were in the HCO, the memristors remained in the passive region.
This change led to interesting results, as the memristor free CPG settled into walk
rhythm much later in time compared to the CPG with memristors.
It was also observed that if the values of Is, C and Iτ which were used for the analysis
presented in Section 5.3.1 were used for the analysis of the CPG with memristors,
the memristors within the CPG went into active mode. Therefore, Iτ was lowered
to 50nA in order attain a higher oscillation frequency such that the memristors
remained passive, nonlinear yet not active. In order for a healthy comparison, the
CPG circuit without memristors was driven with the same currents and had the
same capacitor values. The operation of the CPG was limited to a time frame of
about 1s, after which memristors went into active mode.
Figures 5.16 and 5.17 show the oscillations of current Iui of the four limbs in the
CPG without memristors and I∗ui of the four limbs in the CPG with memristors
respectively. The oscillations of Iui are largely unstable, they attain the walk mode
rhythm at 800ms. Whereas I∗ui reaches the walk mode rhythm significantly earlier, 9
cycles into the oscillations at around 350ms. CPG with memristors exhibit increas-
ing amplitude and period length. Figures 5.18 and 5.19 take a closer look at period
length variation in walk mode and Figures 5.20 and 5.21 at amplitude variation of
the oscillations of the CPG circuits with and without memristors.
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(a) Initial oscillations of the original CPG circuit without mem-
ristors: The oscillations settle into the rhythm of walk mode
around 30ms.
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(b) Initial oscillations of the original CPG circuit with volt-
age driven memristors at gates: The oscillations settle into the
rhythm of walk mode around 23ms.
Figure 5.24: Waveforms of currents operating in walk mode where Is = 10nA, Iτ =
100nA, C = 1nF . Both figures show the oscillations in the time frame 0-35ms.
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The current driven memristors cross coupled between capacitors in the stand alone
HCO decreased the amplitude and lowered the frequency of oscillations. The effects
of varying characteristics of the memristor including initial conditions, mobility and
device length were assessed; more nonlinear the device became (due to low D, high
µv or low
Roff
Ron
), the more amplitude decreased in time.
Similarly the voltage driven memristors at the gates of transistors were shown to
decrease the amplitude and lower the frequency of oscillations. However, because
these memristors were more prone to be driven into active mode the circuit was
adjusted to oscillate with a higher frequency to keep memristors passive. This
showed that the HCO without memristors, took some time to reach the stable cycle
limit when operating with higher frequencies and that the HCO with memristors
stabilised the oscillations.
The configuration of current driven memristors in the CPG circuit showed that
the addition of currents from other blocks limited the time frame in which the
memristors could remain passive. The amplitude of oscillations increased slightly
over time. The increase in period length was easier to observe. In this circuit
adaptation effectiveness β and synaptic strength w were kept as different values
(same values from the HCO). This showed that the CPG without memristors was
largely unstable, reaching walk mode rhythm some 450ms later than the CPG with
memristors. The unmatched values of β and w combined with the higher frequency
led to this instability. This showed that the use of memristors offered stability of
oscillation even under these conditions.
The voltage driven memristors at gates in the CPG led to decreasing amplitude and
increasing period length. The CPG with memristors reached walk mode rhythm
earlier than the CPG without memristors. Here β = 3 and w = 3 which enabled
the largely stable oscillations from both circuits. However, the higher frequency of
oscillations delayed the CPG without memristors attaining walk mode rhythm.
The use of memristors in CPGs and HCOs as described in this chapter was observed
to offer stability in higher frequency oscillations, differing adaptation effectiveness
and synaptic strength values. Moreover, an ability to lower or increase amplitude
in time and varying frequency of oscillation was observed.
This topic can be further investigated to see the effects of different configurations of
memristors, incorporating memristors of different specifications into the same circuit
or varying individual memristors separately . Moreover, different memristor models
can be incorporated into these circuits, the effects on frequency and amplitude should
be similar as long as the memristors are integrating signals within the circuits.
Also, the effect of β and w values can be investigated in CPGs and HCOs with
memristors.
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Conclusion
6.1 Summary
The main aim of this work was to understand memristive dynamics to assess the
memristor’s use in analogue circuits. This was motivated by acclaimed qualities of
the memristor: small area, low power and inherent integration property. While the
memristor was being compared to the electronic equivalent of the biological synapse,
its simple time-variant behaviour was not well understood in the field.
The fact that a reliable, analogue memristor with predictable dynamics is still not
commercially available, meant that the natural thing to do would be to study the
memristor model. The HP models are based on the experimental measurements of
the physical device. Particularly HP1 has been popular for modelling and inves-
tigating the suitability of the memristor to different applications due to its versa-
tility which comes from its simplicity. This work presents a detailed mathematical
analysis of the HP models, two analogue circuit applications of the memristor: an
analogue weak inversion circuit exploiting memristor’s integration capability, and
a a bio-inspired circuit application: A CMOS implementation of HCOs and CPG
with memristors, and a low area, low power memristive dynamics emulator circuit.
Studying memristance by the use of a generic piecewise signal has allowed an in-
depth comprehension of the device’s behaviour. Starting with a trapezoidal exci-
tation, meant that the effect of each gradient, each time interval at different signal
values could be seen clearly. This has proven to be particularly beneficial for the
later stages of work in which the memristor was treated as a circuit component.
While the HP1 model is considered to be simple, it still consists of a number of
parameters such as the device thickness, dopant mobility, ON and OFF resistances.
It is only through an investigation such as the one presented in Chapter 2 that the
effects of qualities of the input signal and variations of device parameters could be
understood well enough to predict the compatibility of the HP device and potentially
other memristors to other applications.
The trapezoidal piecewise function, described in Section 2.3, was used to analyse
voltage and current driven HP1 memristors (Sections 2.4 and 2.5 respectively). Ef-
fects of DC offset, amplitude and lengths of time intervals on the voltage driven
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memristor were studied in Sections 2.4.1 to 2.4.3. Current driven HP1 and HP2
models were analysed and compared using periodic piecewise signals to investigate
the effect of DC offset (Section 2.5.1). The two models were also analysed using a
variety of signals, attained by adjusting the generic piecewise function into triangu-
lar waves, exponential spikes and various types of pulses in Sections 2.5.2 and 2.5.3.
Not only did this consolidate the understanding of memristance, but also it enabled
a comparison of the two models and highlighted the significance of the fact that
dopant drift nonlinearities slow down memristive dynamics at edges of the memris-
tor. Effects of varying device thickness D and ion mobility µv were also evaluated
for both HP1 and HP2 models (Section 2.5.4).
A symbolic analysis of a simple MC circuit (memristor serially connected to a ca-
pacitor) was also conducted. This was motivated by the RC circuit which is the
simplest model of the neuron. The memristive circuit dynamics are rather compli-
cated even while using HP1. This study was carried out for both voltage and current
driven devices and led to complex expressions. The nonlinearity brought on by the
memristor could be easily observed (Section 2.6).
The knowledge that was gained from the analysis of HP’s memristors was used
for designing circuits incorporating the device to analogue circuits. The simple in-
tegration property of the memristor naturally brings to mind that it could be a
more power efficient, much smaller alternative to the capacitor in some applica-
tions. A weak inversion, current mode capacitor-less integrator circuit is presented
in Chapter 3. The circuit clearly exhibits the characteristic -20dB/decade slope of
an integrator for several decades of frequency as shown in Section 3.5.2. The inte-
gration is achieved by exploiting the simple i-v relations of the HP1 model. The
computation is enabled by the use of translinear blocks. Section 3.4 describes the
operation of the integrator and the individual blocks it consists of. Bearing in mind
that with the simplicity of the HP1 model, comes the fact that the integration of
the input can drive the device into active mode, which is not a physical reality. The
input amplitude and frequency must therefore be carefully determined such that the
memristor remains passive, yet nonlinear so that it integrates. By scaling amplitude
and frequency accordingly, correct operation is achieved. The variation of the gain
of the integrator according to D, µv and ratio of Roff to Ron is also analysed (Sec-
tion 3.5.2). The trends observed and evaluated in Chapter 2 have been particularly
useful in understanding the reasons behind changes in integrator behaviour due to
qualities of the input and device parameters.
The fact that the memristor is very sensitive to DC offset meant that the most
suitable circuit configuration was not easy to design. For example, feeding a split
input signal into the memristor could yield a simpler integrator circuit; however,
this involves applying a constant DC offset to the memristor as well; which in the
case of an HP1 memristor means that the device will move into active mode. Even
if the memristor model was bound (between Ron and Roff ), with DC offset present,
it would saturate to Ron or Roff and not integrate the input signal after a certain
point. It should be noted that binding the memristor model to Ron and Roff values
such that it doesn’t move into active mode but merely settles at either value due
to offset was an option. However, realistically speaking, the HP1 model does not
account for what happens at these boundaries and it is not know how memristance
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might reverse from these values. Bearing this in mind, active mode or regions of
memristance close to either limit of the device were avoided. The integrator circuit
was carefully designed to avoid these problems and benefit from the memristor as
much as possible.
The absence of reliable, fault-free, commercially available memristors has led to
research in mathematical models and circuit emulators of the device. It has been
observed that most existing circuit emulators consist of complicated blocks including
analogue-to-digital converters, microcontrollers, numerous op-amps etc. These cir-
cuits suffer from certain drawbacks in that they require considerably high power and
area. Examples to existing memristor emulators have been outlined in Section 1.5.
Inspired by the nonlinear dynamics exhibited by MOS devices operating in weak
inversion, a MOS only nanopower memristive dynamics emulator was designed; the
circuit and its behaviour are presented in Chapter 4. The output of this emulator
can be related to the charge-flux relationship of a prototype memristor, whose flux
depends exponentially on its charge. The circuit can be designed in two versions,
Class A (Section 4.3) and Class AB (Section 4.4). Class AB circuits can offer larger
dynamic range without suffering from higher power consumption. For example, the
Class A emulator presented in this work heavily depends on a constant DC bias
current Io which provides the all positive currents these log domain circuit blocks
require. In the Class AB approach, this bias current is not required which decreases
the static power consumption. This also means that the Class AB emulator is more
flexible in terms of the value of input amplitude, seeing as it does not have to be
smaller than a certain bias current.
The Class A approach presents a very simple circuit, consisting of 8 MOS transistors
with an area in the hundreds of µm range (depending on capacitor value). Tran-
sient response of the circuit, exhibiting the signature slanted sinusoid of a memristive
output is presented in Section 4.3.1. Hysteresis loops, fingerprints of memristors,
generated by the circuits input-output dynamics are presented along with the char-
acteristic zero-crossing property (Section 4.3.2). The characteristics of the hysteresis
loops with varying input amplitude, frequency and capacitor value are evaluated.
The trends observed in this analysis with regards to input amplitude and frequency
are consistent with an ideal or HP memristor’s. While this circuit does not offer
any long term memory effect, it does present memristive dynamics. It is suitable
for use in CMOS applications where memristive dynamics might be incorporated
and physical memristors are not available. The circuit is also analysed for mismatch
(presented in Section 4.3.5) and it should be noted that layout should be carried
out mindfully to achieve optimum circuit performance.
Class AB emulator circuit, presented in Section 4.4, involves a geometric mean split-
ter to supply the E+-cells with all positive currents. While this creates a difference
between the dynamics of the two circuits, the overall memristive dynamics are again
consistent with that of an ideal memristor’s. Hysteresis loops tend to linearity with
high frequencies and shrink with low amplitudes and as with the Class A emula-
tor, smaller capacitor leads to wider loops (Section 4.4.2). Zero-crossing property is
demonstrated.
The analysis of both circuits with MOS capacitors instead of monolithic capacitors is
presented also (Class A in Section 4.3.4, Class AB in Section 4.4.3). The use of MOS
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capacitors can cut the area overhead by up to 80%. The corresponding capacitance
values can be translated to a MOS device by adjusting its width and length. The
analysis presented in this work shows that circuits with MOS capacitors exhibit
largely identical behaviour to their counterparts employing monolithic capacitors.
The comparison of the time variant conductance of the memristor to the biological
synapse has been a great driving force for the research concerning application areas
of the memristor. Having understood device dynamics through the work presented
in Chapter 2, and having utilised its integration property in an analogue circuit
as shown in Chapter 3, a suitable bio-inspired circuit was identified to introduce
memristors to biological dynamics.
Chapter 5 presents the work on introducing memristors to electronic models of
biological systems; half centre oscillators and central pattern generators. The CMOS
implementations of these systems operate in weak inversion. These circuits were
designed by another group and were presented in [154]. We studied the dynamics
of both the HCO and CPG circuits (Section 5.2) to determine how memristors
could be introduced to them and which configurations would render good operation.
Verilog-A models of both the current driven and voltage driven HP1 memristors were
used. Analyses of two different configurations, one with current driven memristors,
the other with voltage driven memristors are presented for HCO operation and
CPG operation. The impact of having memristors in the HCO was illustrated by
the phase portraits presented in Section 5.3.1 for the configuration with current
driven memristor models and Section 5.3.2 for the configuration with voltage driven
memristor models. This was further studied by varying device parameters (D, µv,
Ron, Roff ). The behaviour of the circuits with memristors were compared to circuits
without memristors and circuits with linear resistors in the place of memristors. The
overall trends observed from this study were consistent with the analysis presented
in Chapters 2 and 3.
The CPG circuit is made up of four HCO circuits. By using the HCOs with the
memristors to make up the CPGs, the walk mode rhythm of the circuit was ana-
lysed. The circuits with memristors were compared to the original circuit without
memristors and to one another to see the effect of differing configurations. The CPG
circuit with the current driven memristor configuration is presented in Section 5.4.1,
followed by the CPG circuit with the voltage driven memristor configuration in Sec-
tion 5.4.2. It was observed that the use of memristors offered stability, variations
in amplitude and period length. From the results of this analysis, it can be de-
duced that using different models of memristors in HCO and CPG circuits would
lead to similar results as long as the memristor model was faithful to the inherent
integration property of the device in some way.
188 Chapter 6 Itır Ko¨ymen
HP Memristor: Analysis, Dynamics and Analogue Circuits
6.2 Future Work
The work presented in this thesis has evaluated the potential of HP1 memristors
as components in analogue circuits. The detailed mathematical analysis allowed a
solid understanding of device dynamics, making it easier to utilise the memristor
in circuits without compromising the correct functionality of the device. While
both HP models have been analysed, the memristors employed by the analogue
circuits are HP1 model. The alternative memristive dynamics emulator for CMOS
applications naturally presents dynamics which are unrelated to HP’s models. This
work has potential for future work in terms of generalising the memristive dynamics
and widening the scope of analogue applications in which memristors can be utilised.
Potential areas of research which would build on this work include:
• Systematic studies of other memristive models: Where symbolic analysis is
possible, a similar generic piecewise function may be used for a healthy com-
parison of other models to the HP models. Strictly speaking, a trapezoidal
function may not be necessary, seeing as the motive behind using such a signal
was to understand how the memristor handles different gradients, static am-
plitudes, DC offsets etc. As this study has shown, both HP models, despite the
differences in their mathematical expressions show similar trends when they
are driven by identical outputs. However, a comparison of memristance gener-
ated by existing models would be beneficial for understanding how differences
of models manifest themselves.
• It has been observed that though there are many mathematical models, em-
ploying a variety of window functions, the accuracy of these existing models
have not necessarily been explored. This brings to mind that the complex-
ity of a memristor model may not be correlated to its accuracy. It would be
beneficial to conduct a study where phenomenological memristor models are
compared to existing memristor models.
• The effect of electronic noise upon the performance of memristors is an im-
portant factor, which will need to be considered when memristors are being
manufactured for circuit applications in particular. Through studying how
noise may affect device performance, measures can be taken at device level to
ensure performance is not compromised. There is limited work in noise anal-
ysis concerning memristors and effort in this area will become increasingly
valuable as memristors grow into more widely used devices.
• Building on the work presented in Chapter 3, possibility of using other mem-
ristor models in such a circuit can be investigated. Bearing in mind that
the operation of the presented integrated circuit is completely determined by
the HP1 memristor model expression, with more complex models, it will be
increasingly difficult to attain the integration term on its own in the output.
However, this effort, if successful, would help in establishing the use of memris-
tors in integrator circuits as power and area efficient alternatives to capacitors.
• Another effort to build on the integrator from Chapter 3 would be to test its
potential for use in systems dealing with biological signals. It is important in
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this case to bear in mind that the memristor must remain in passive mode and
is very sensitive to type of input. For example in the presence of a signal which
averages at a DC offset, the memristor will eventually saturate or become
active.
• Taking advantage of the nonlinear dynamics of CMOS devices operating in
weak inversion and the suitability of their dynamics to memristor operation,
further studies on memristive dynamics emulators can be conducted. It would
be particularly interesting to design an emulator with the dynamics of the kind
that HP2 model has v(t) = Roff
[
1− eλ
∫
i(t)dt
k+eλ
∫
i(t)dt
]
i(t), or more generally of the
form: Imem = Io
[
1− e
∫
i(t)dt
x+e
∫
i(t)dt
]
i(t). Note the similarity of this expression to
the expression of the emulator presented in Chapter 4: Imem = e
( ∫
i(t)dt
C·2nUT
)
i(t).
• It was seen in Chapter 5 that the behaviour of HCO and CPG circuits were
affected by the integration property and device parameters of the memristor.
However, unlike the integrator circuit from Chapter 3, the operation of these
circuits are not dependent on the specific expression of the memristor model.
It is expected that any memristor with integration characteristics should have
a similar effect. It would be interesting to be able to compare the effects of
different memristor models upon the performance of HCO and CPG circuits
with memristors. Predictability and understanding of memristor properties
might be more difficult to analyse for more complex models.
• Having experimented with a relatively complex bio-inpired electronic system
such as the CPG, it is of interest to introduce memristors to other bio-inspired
oscillator circuits in different configurations.
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6.3 Contributions
The original contributions of this work include:
• A thorough mathematical analysis of the HP models, enabling the understand-
ing of how different signals influence memristance. Comprehension of the effect
of dopant drift nonlinearity upon memristive dynamics through comparison of
the HP1 and HP2 models. Characterisation of the memristor through varia-
tion of device parameters D and µv and their impact on memristance modelled
by HP1 and HP2.
• An analogue, current mode, capacitor-less integrator circuit operating in weak
inversion which utilises the integration property of a single HP1 memristor.
• Class A and Class AB CMOS only memristive dynamics emulators operating
in weak inversion, with a memristive output of a prototype memristor whose
flux is proportional to the exponential of its charge.
• An introduction of memristors to CMOS implementations of a half centre
oscillator and a central pattern generator. Illustrating the impact of employ-
ing memristors in bio-inspired electronics and how they can offer stability to
oscillations and alterations to amplitude and period length.
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6.4 Publications
• I. Ko¨ymen and E.M. Drakakis. Current Driven Capacitorless HP1 Memris-
tor Integrator, Poster session presented at: Workshop on “Memristor-based
Systems for Neuromorphic Applications”; 16-17 September 2013; Turin, Italy.
• I. Ko¨ymen and E.M. Drakakis. CMOS-based Nanopower Memristor Dynamics
Emulator, Cellular Nanoscale Networks and their Applications (CNNA), 2014
14th International Workshop on, pp.1,2, 29-31 July 2014.
• I. Ko¨ymen and E.M. Drakakis. Synthesis and Analysis of a Capacitor-less
Skeleton Integrator Circuit Using a Current Driven HP1 Memristor. Int. J.
Circ. Theor. Appl. 2014. In submission.
• I. Ko¨ymen and E.M. Drakakis. Class A and Class AB CMOS-only Nanopower
Memristive Dynamics Emulators. Nanoscale Research Letters 2014. In sub-
mission.
• I. Ko¨ymen and E.M. Drakakis. Synthesis of Voltage and Current Driven Mem-
ristors into CMOS Based Half Centre Oscillators and Central Pattern Gener-
ator Circuits. Int. J. Circ. Theor. Appl. 2014. In submission.
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Appendix A
HP1 and HP2 Memristance
Response Equations to
Trapezoidal Excitation Current
Table A.1 shows the expressions for an HP1 memristor driven by the piecewise
trapezoidal excitation current described in Chapter 2. The expressions are for the
pieces of the function which make up a single period where all time intervals are
equal to τ and A1 and A2 denote the positive and negative amplitudes respectively.
Table A.1: Memristance Response Equations to Trapezoidal Excitation Current
Piece Memristance M(t)
1 Ro + k2Idct
2 Ro + k2[Idct+
A1
2τ
(t− τ)2]
3 Ro + k2[Idct+ A1(t− 3τ2 )]
4 Ro + k2[Idct− A12τ (t− 6τ)(t− 2τ)]
5 Ro + k2[Idct+ A1(2τ)]
6 Ro + k2[Idct+ A1(2τ)− A22τ (t− 5τ)2]
7 Ro + k2[Idct+ A1(2τ) + A2(t− 11τ2 )]
8 Ro + k2[Idct+ A1(2τ)− A22τ (t+ 6τ)(t+ 10τ)]
9 Ro + k2Idct+ A1(2τ) + A2(2τ)
Table A.2 shows the expressions generated by the HP2 model of the memristor
driven by the same piecewise trapezoidal excitation current. Similarly to Table A.1;
expressions are for the pieces of the function which make up a single period where
all time intervals are equal to τ and A1 and A2 denote the positive and negative
amplitudes respectively.
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Table A.2: Memristance Response Equations to Trapezoidal Excitation Current
Piece Memristance M(t)
1 Roff + (Ron −Roff )
[
exp(λIdct)
k+exp(λIdct)
]
2 Roff + (Ron −Roff )
[
exp(λ(Idct+A12τ (t−τ)2))
k+exp(λ(Idct+A12τ (t−τ)2))
]
3 Roff + (Ron −Roff )
[
exp(λ(Idct+A1(t− 3τ2 )))
k+exp(λ(Idct+A1(t− 3τ2 )))
]
4 Roff + (Ron −Roff )
[
exp(λ(Idct−A12τ (t−6τ)(t−2τ)))
k+exp(λ(Idct−A12τ (t−6τ)(t−2τ)))
]
5 Roff + (Ron −Roff )
[
exp(λ(Idct+A1(2τ)))
k+exp(λ(Idct+A1(2τ)))
]
6 Roff + (Ron −Roff )
[
exp(λ(Idct+A1(2τ)−A22τ (t−5τ)2))
k+exp(λ(Idct+A1(2τ)−A22τ (t−5τ)2))
]
7 Roff + (Ron −Roff )
[
exp(λ(Idct+A1(2τ)+A2(t− 11τ2 )))
k+exp(λ(Idct+A1(2τ)+A2(t− 11τ2 )))
]
8 Roff + (Ron −Roff )
[
exp(λ(Idct+A1(2τ)−A22τ (t+6τ)(t+10τ)))
k+exp(λ(Idct+A1(2τ)−A22τ (t+6τ)(t+10τ)))
]
9 Roff + (Ron −Roff )
[
exp(λIdct+A1(2τ)+A2(2τ))
k+exp(λIdct+A1(2τ)+A2(2τ))
]
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Appendix B
Voltage Driven MC- Sinusoidal
Signal
Section 2.6.1 describes the symbolic analysis of a circuit in which a voltage driven
HP1 memristor is connected to a capacitor in series. The analysis is carried out with
a step function due to the fact that the relations of the circuit cannot be evaluated
when the signal is a sinusoid. This analysis until the point where it cannot be
continued is presented here.
Asin(ωt)
Vmem
Figure B.1: The circuit diagram of the voltage driven MC circuit where Vin = Asin(ωt)
is the driving voltage.
Figure B.1 shows the circuit where the driving voltage is sinusoidal. Recalling that
the current flowing through a voltage driven memristor can be expressed as:
Imem =
Vmem√
R2o + 2k2
∫
Vmem
(B.1)
At t = 0 Asin(ωt) = 0, hence Vcap = 0 Through KVL voltage equation of the circuit
cana be expressed as:
Vmem + Vcap = Asin(ωt) (B.2)
Differentiating both sides:
˙Vmem + ˙Vcap =
d
dt
[Asin(ωt)] (B.3)
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Expressing ˙Vcap in terms of current through the circuit:
˙Vcap =
Icap
C
=
Imem
C
=
1
C
Vmem√
R2o + 2k2
∫
Vmemdt
(B.4)
Bearing this expression of ˙Vcap, plugging this into eq. (B.3):
d
dt
√
R2o + 2k2
∫
Vmem
Ck2
+ ˙Vmem = Aωcos(ωt) (B.5)
This can then be expressed as:√
R2o + 2k2
∫
Vmem + k2CVmem − k2CAsin(ωt) = K (B.6)
at t=0, both Vmem and Asin(ωt) are zero hence s a constant, eq B.6 is equal to a
constant K where K is the initial memristance Ro. This can then be expressed as:
R2o + 2k2
∫
Vmemdt = (Ro − k2CVmem + k2CAsin(ωt))2 (B.7)
Multiplying out the right hand side, and differentiating both sides, eq. (B.7) can be
arranged as:
[(−k22C2)Vmem + (Rok2C + k22C2Asin(ωt))] ˙Vmem =
−(k2 + k22C2Aωcos(ωt))Vmem
+ACk2(k2ACωsin(ωt) +Ro)cos(ωt)
(B.8)
Setting Vmem = y
These types of differential equations are offered a solution by Polyanin et al in 1.3.4
[123] as follows:
[g1(t)y + g0(t)]y
′
x = f2(t)y
2 + f1(t)y + f0(t) (B.9)
w =
(
y +
g0
g1
)
E (B.10)
Where E = exp
(
− ∫ f2
g1
dt
)
There is no term with V 2mem, hence f2(t) = 0, hence E = 1. Eq. (B.10) can be
expressed as w = y + g0
g1
.
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These equations are reducible to a simpler form:
ww′x = F1(t)w + F0(t) (B.11)
Where F1 is expressed as:
F1 =
[
d
dx
(
g0
g1
)
+
f1
g1
− 2g0f2
g21
]
E (B.12)
And F0 is expressed as:
F0 =
[
f0
g1
− g0f1
g21
+
g20f2
g31
]
E2 (B.13)
Hence, applying these to eq. (B.8)
F1(t) = −2Aωcos(ωt)− 1
k2C
(B.14)
And
F0(t) = −A2ωsin(2ωt)− ARo(1 + ω)cos(ωt)
k2C
− Asin(ωt)
k2C2
− Ro
k22C
3
(B.15)
This is then expressed as:
ww′t = F1(t)w + F0(t) (B.16)
From Polyanin et. al. 1.3.3 [123]: This is an Abel equation of the second kind, thus
using the substitution ξ =
∫
f1(t)dt allows for reduction to the form:
yy′ξ = y + f(ξ) (B.17)
Where f(ξ) = fo(t)
f1(t)
f(ξ) =
A [C2Aωsin(2ωt) + sin(ωt) + CRo(ω + 1)cos(ωt)] +Ro
4k2C2Aωcos(ωt)− 2 (B.18)
A solution for an Abel equation in the form of yy′ξ − y = f(ξ), where f(ξ) is
expressed as shown in eq. (B.18) is not available in [123]. Therefore, the equation of
this voltage driven MC circuit where the input signal is sinusoidal cannot be solved
analytically.
Itır Ko¨ymen 209

Appendix C
Interconnected Bernoulli Cells
This analysis for working out circuit dynamics of interconnected Bernoulli cells,
utilised in Chapter 5, is from [150].
Figure C.1: Interconnection of Simple Bernoulli Cells. From [150].
Where w1(t) =
Iin(t)
IC1(t)
, w2(t) =
Iin(t)
IC2(t)IC1(t)
, w3(t) =
Iin(t)
IC3(t)IC2(t)IC1(t)
:
And w2(t) =
w1(t)
IC2(t)
, w3(t) =
w2(t)
IC3(t)
:
C1UT w˙1(t) + [u1(t)− v1(t)]w1(t) = Iin(t) (C.1)
C2UT w˙2(t) + [u2(t)− v2(t)]w2(t) = w1(t) (C.2)
C3UT w˙3(t) + [u3(t)− v3(t)]w3(t) = w2(t) (C.3)
CmUT w˙m(t) + [um(t)− vm(t)]wm(t) = wm−1(t) (C.4)
211

Appendix D
Integrator Circuit Full Schematic
Iin
1:1
1:1
1:1VDD
Vmem Iin
IinL
VDD
Ibias1 Ibias1
IinU
gmVmem
gmVmemL
VDD
Ibias2 Ibias2
gmVmemU
VDD
Io
VDD
Io flip1
Io flip1
gmVmemU
I o IinU
VDD
Io flip2
Io flip2
gmVmemU
IinU
gmVmemL
IinL-Io flip2+
Iout
IogmVmemU
IinU
VDD
Io
IogmVmemL
IinL
VDD
Io flip1
Io flip1
gmVmemL
I o IinL
gmVmem
Figure D.1: The circuit schematic of the integrator in full.
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Appendix E
CPG Full Schematic
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Figure E.1: CPG circuit schematic without memristors for walk mode in full.
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